Texas Instruments

© TVP4020 PERMEDIA 2 Hardware Reference Manual

Issue 6

3Dlabs is the worldwide trading name of 3Dlabs Inc. Ltd. 3Dlabs, GLINT and PERMEDIA are registered trademarks of 3Dlabs.

OpenGL is a trademark of Silicon Graphics, Inc. Windows, Win32, Windows NT, DirectDraw and Direct 3D are trademarks of Microsoft Corp. AutoCAD is a trademark of AutoDesk Inc. MicroStation is a trademark of Bentley Corp.

All other trademarks are acknowledged.

Contents

1. Introduction	1
2. Functional Overview	2
2.1 Block Diagram	2
2.2 PCI Interface	
2.3 Graphics Core	3
2.4 Memory Interface	
2.5 Video Timing Generation	
2.6 Video Streams	
2.7 Bypass Unit.	
2.8 Reset Configuration Control.	
2.9 ROM support 2.10 Stereo Support	
2.10 Stereo Support	
2.12 TVP4020 VGA Modes	
2.13 PCI Configuration Region	
2.14 PCI Register Set	9
3. Region 0 - Registers	25
3.1 Region 0 Address Map	25
3.2 Control Status Registers	
3.3 Memory Control Registers	
3.4 Video Control Registers	
3.5 SVGA Interface	
3.6 RAMDAC Registers	
4. Memory System	
4.1 System Parameters	
4.2 Recommended Parameter Values	
4.3 Timing Diagrams	
5. Video Unit and RAMDAC	115
5.1 Using the Video Unit	
5.2 Example Timing Values	
5.3 Display Data Channel	
5.4 RAMDAC	
5.5 Color Palette RAM	
5.6 Cursor Color Registers	
5.7 Cursor RAM 5.8 Cursor Positioning	
5.9 PLL Programming	
6. Video Streams Unit	
6.1 Stream A	
6.2 Stream B	

6.3 General Purpose Bus 6.4 Serial Bus	135
6.5 ROM	137
7. Reset Control	139
7.1 Reset Control	139
8. Electrical Characteristics	140
8.1 Absolute Maximum Ratings8.2 DC Specifications8.3 AC Specifications	140
9. Pin Assignment	147
9.1 Pinlist by Name 9.2 Notes to Pin Listing 9.3 Pinlist by Number	154
10. Package Drawings	161
10.1 BGA Side 10.2 Overmold Side	
11. Thermal Characteristics	163
 11.1 Device Characteristics 11.2 Thermal Model 11.3 Operation Without Heatsink 11.4 Operation With Heatsink 	163 163
Index	165

Figures

Figure 2.1 TVP4020 Functional Units	2
Figure 2.1 PCI Configuration Region	8
Figure 4.1 Organization of memory devices	100
Figure 5.1 Video Timing Parameters	115
Figure 5.2 Cursor Plane 0	121
Figure 5.3 Cursor Plane 1	
Figure 5.4 Cursor RAM Division Plane 0	
Figure 5.5 Cursor RAM Division Plane 1	
Figure 5.6 Cursor-Positioning	
Figure 6.1 Video Stream A Timing	
Figure 6.2 Video Stream B Timing	131
Figure 6.3 General Purpose Bus Mode A Write	134
Figure 6.4 General Purpose Bus Mode A Read	134
Figure 6.5 General Purpose Bus Mode B Write	134
Figure 6.6 General Purpose Bus Mode B Read	135
Figure 6.7 ROM Write	
Figure 6.8 ROM Read	
Figure 8.1 Input Timing Parameters	142
Figure 8.2 Output Timing Parameters	142
Figure 9.1 PERMEDIA Pin Numbering (from top)	147
Figure 10.1 BGA Side	
Figure 10.2 Overmold Side	162

Tables

Table 2.1 PCI Address Regions	6
Table 2.2 Standard VGA modes	7
Table 2.3 VESA/SVGA modes	7
Table 3.1 Region 0 Address Map	26
Table 4.1 50MHz/Samsung SGRAM (-12)/total SGRAM 4MB.	103
Table 4.2 66MHz/NEC SGRAM (-12)/total SGRAM 6MB	104
Table 4.3 66MHz/NEC SGRAM (-10)/total SGRAM 8MB	
Table 5.1 Direct Register Map	117
Table 5.2 Indirect Register Map	
Table 5.3 Cursor Color Register Address Format	120
Table 5.4 Cursor Color Selection Modes	120
Table 6.1 Possible Function Combinations	126
Table 6.2 Pin Mode Name	127
Table 6.3 Video Stream A Timing	129
Table 6.4 Video Stream B Status	131
Table 6.5 Component Bit Position Formats	133
Table 6.6 Mode A and B Pin Sharing	133
Table 6.7 General Purpose Bus Mode Status	135
Table 6.8 ROM Write Status	
Table 6.9 RO M Read Status	138
Table 9.1 Pinlist by Name	153
Table 9.2 Pinlist by Number	
Table 11.1 Operation Without Heatsink	163

1. Introduction

TVP4020 is a high performance PCI/AGP graphics processor that balances high quality 3D polygon and textured graphics acceleration, windows acceleration and state-of-the-art MPEG1/MPEG2 playback with a fast integrated SVGA core, integrated RAMDAC and video ports.


TVP4020 sets the standard for 3D and multimedia acceleration, making it the ideal solution to meet the increasingly pervasive need for balanced 3D and multimedia acceleration - and all in a single, low cost PCI device.

TVP4020 is the second generation PERMEDIA device. Compared with TVP4010, it provides greater flexibility, additional features and enhanced performance. Throughout this manual the terms TVP4020 and PERMEDIA are used interchangeably.

2. Functional Overview

2.1 Block Diagram

The major TVP4020 functional blocks are shown below:



Memory Data, Address, and Control

Figure 2.1 TVP4020 Functional Units

2.2 PCI Interface

The PCI interface conforms to the PCI Local Bus standard Revision 2.1. TVP4020 is a PCI Local Bus Target, a PCI Local Bus Read Master, and a PCILocal Bus Write Master. It is also an AGP read master with support for pipelined reads and sideband addressing.

The PCI interface has an input FIFO for passing data to the Graphics Core, and an output FIFO for buffering up data to be read from the Graphics Core. The input FIFO is 256 words deep, the output FIFO is 8 words deep. A DMA controller is provided in the PCI interface to allow PERMEDIA to read data directly into the Graphics Core input FIFO or directly out of the output FIFO.

2.3 Graphics Core

The graphics core in PERMEDIA accelerates the key operations for 3D and 2D applications. For further information on the functionality of the graphics core refer to the *TVP4020 Programmer's Reference Manual*.

2.4 Memory Interface

The local memory is used to store color, depth, stencil, and texture data. For more information on the different data types and their usage refer to the *TVP4020 Programmer's Reference Manual.*

The memory is organized as 1 to 4 banks of synchronous graphics RAM (SGRAM). Each bank is 64 bits wide and made up of two devices, each 32 bits wide by 256K entries deep. This gives 2Mbytes per bank, with a maximum memory array of 8Mbytes.

Bank zero must always be fitted as the SVGA uses this area for local storage. Any other combination of banks may be fitted, but for contiguous memory banks should be added from 1 to 3.

PERMEDIA will make use of special SGRAM features including block fill and write-per-bit masking. SDRAM may be used in place of SGRAM if it is identical to SGRAM except for missing block write and write per bit masks.

2.5 Video Timing Generation

PERMEDIA has an internal video timing generator and RAMDAC. The RAMDAC has a maximum pixel rate of 230MHz. As all data, including video refreshes, come from the same memory port, the higher video frequencies take away bandwidth that would be used by the graphics processor and reduce performance. Auxiliary Device Support

PERMEDIA can act as a gateway to an additional device which shares address and data lines with the RAMDAC. This device can be mapped into IO space as well as memory space. The auxiliary bus protocol is asynchronous and supports a wait signal that the slave device may use to insert wait states into a transaction.

2.6 Video Streams

PERMEDIA has support for the input and output of digital video. Both these video streams are independent of each other and the video from the RAMDAC. Input video may be used as a texture map for special video effects. Output video is designed to drive TV encoder chips.

Vertical blanking interval data may be separated from the input stream or inserted into the output stream as required.

2.7 Bypass Unit

The bypass unit allows direct access of the memory from the PCI bus. It includes data formatting and a read master DMA controller which is optimized for texture loading.

2.8 Reset Configuration Control

A minimal number of parameters may be configured at reset by resistors attached to the Video Streams data port. Other configuration information should be loaded from a ROM or configuration file following reset. See the Reset Control section for more details.

The PCI Sub-System ID and Sub-System Vendor ID may be loaded directly from the ROM immediately after reset. The information is loaded from the highest address in the ROM.

If a ROM is not fitted these registers are made write-once so that the BIOS or driver software may load them as required.

2.9 ROM support

PERMEDIA supports a Flash ROM. This ROM may store code needed for devicespecific initialization and the SVGA BIOS.

2.10 Stereo Support

Stereo functionality on PERMEDIA is controlled via the VideoControl and ScreenBaseRight registers.

The StereoEnable bit in the VideoControl register is used to enable and disable the stereo functionality. When the StereoEnable bit is set to 1, alternate frames are displayed from different framebuffer locations and the VidRightEye pin will indicate which frame is being displayed.

If the RightEyeCtl bit in the VideoControl register is set to 0, then Active High on the VidRightEye pin will indicate that the "Right" frame is being displayed. If the RightEyeCtl bit is set to 1, then Active Low on the VidRightEye pin will indicate that the "Right" frame is being displayed.

The RightFrame bit in the VideoControl register is a read only register which also indicates which frame is being displayed: 0 indicates "Left" frame, 1 indicates "Right" frame.

The ScreenBaseRight register should be loaded with the base address in the framebuffer of the "Right" frame. The base address in the framebuffer of the "Left" frame is given by the standard ScreenBase address.

2.11 Address Map

PERMEDIA has six PCI base address regions:

Region	Description
Configuration	PCI configuration region
0	GC control region
1	Bypass access to memory
2	Bypass access to memory
ROM	Expansion ROM
SVGA	SVGA Addresses

Table 2.1PCI Address Regions

Two memory apertures are provided, each is a PCI region with a fixed size of 8 MBytes. A variety of access modes are available, including byte swapped, halfword swapped, and packed 16-bit pixel modes to support per-window double buffering with a suitable RAMDAC. Each aperture can be programmed to address the memory controller directly, or to address the memory through the VGA subsystem. The two separately controlled apertures allow different views of the memory to co-exist without register re-programming; for example, one aperture could be set for localbuffer data accesses and the other for framebuffer data accesses.

The two memory apertures can also be programmed to allow reading and writing of the ROM instead of memory. This ensures that the ROM is visible beyond system boot time, making it possible to program a Flash ROM device in situ.

When displaying images in 16-bit per-window double buffered mode the framebuffer area of memory is divided into two interleaved buffers, A and B. Each pixel uses 32 bits: the bottom 16 bits (15:0) form buffer A, and the top 16 bits (31:16) form buffer B. The top bit in Buffer B is used by the RAMDAC to select which buffer is displayed, on a per-pixel basis.

The control registers for each of Memory Apertures One and Two can be set to allow reading and writing of buffers A and B as contiguous 16-bit packed buffers although they are pixel interleaved in the memory. Each 32-bit read or write access over the PCI bus thus transfers two pixels to/from the selected 16-bit packed buffer. The apertures can be programmed to access either buffer A or buffer B, to write to both buffer A and buffer B, or to read from the active buffer as specified by bit 31.

A further control bit is provided to route the memory address via the SVGA controller, rather than directly to the main memory controller. This allows the memory address to be interpreted as a SVGA address. This mechanism allows the SVGA to be relocated away from the standard fixed addresses. The fixed addresses may be optionally disabled so that two SVGA systems can co-exist on the same bus.

2.12 TVP4020 VGA Modes

	The following standard VOV modes are supported.						
Mo (he		Alpha Format	Char Size	Colors	Max Page	Type Format	Resolution
00		40 by 25	8 by 8	16/256K bw	8	Alpha	320 by 200
	0*	40 by 25	8 by 14	16/256K bw	8	Alpha	320 by 350
	0+	40 by 25	9 by 16	16/256K bw	8	Alpha	360 by 400
01	1	40 by 25	8 by 8	16/256K	8	Alpha	320 by 200
_	1*	40 by 25	8 by 14	16/256K	8	Alpha	320 by 350
	1+	40 by 25	9 by 16	16/256K	8	Alpha	360 by 400
02	2	80 by 25	8 by 8	16/256K bw	8	Alpha	640 by 200
	2*	80 by 25	8 by 14	16/256K bw	8	Alpha	640 by 350
	2+	80 by 25	9 by 16	16/256K bw	8	Alpha	720 by 400
03	3	80 by 25	8 by 8	16/256K	8	Alpha	720 by 200
	3*	80 by 25	8 by 14	16/256K	8	Alpha	640 by 350
	3+	80 by 25	9 by 16	16/256K	8	Alpha	720 by 400
04	4	40 by 25	8 by 8	4/256K	1	Graph	320 by 200
05	5	40 by 25	8 by 8	4/256K bw	1	Graph	320 by 200
06	6	80 by 25	8 by 8	2/256K bw	1	Graph	640 by 200
07	7	80 by 25	9 by 14	bw	8	Alpha	720 by 350
	7+	80 by 25	9 by 16	bw	8	Alpha	720 by 400
0D	D	40 by 25	8 by 8	16/256K	8	Graph	320 by 200
0E	Е	80 by 25	8 by 8	16/256K	4	Graph	640 by 200
0F	F	80 by 25	8 by 14	bw	2	Graph	640 by 350
10	10	80 by 25	8 by 14	16/256K	2	Graph	640 by 350
11	11	80 by 30	8 by 16	2/256K	1	Graph	640 by 480
12	12	80 by 30	8 by 16	16/256K	1	Graph	640 by 480
13	13	40 by 25	8 by 8	256/256K	1	Graph	320 by 200

The following standard VGA modes are supported:

Table 2.2Standard VGA modes

The following VESA SVGA modes are supported:

Mode (he	ex) Pix	els	Colors
100	640	by 400	256
101	640	by 480	256

Table 2.3 VESA/SVGA modes

ModeX is also supported.

2.13 PCI Configuration Region

The PCI Configuration Region provides information which satisfies the needs of current and anticipated system configuration mechanisms.




Figure 2.1 PCI Configuration Region


2.14 PCI Register Set

For more information about the use of the registers in this section refer to the PCI Specification.

2.14.1 Vendor ID

Vendor identification number.


CFGVendorld



2.14.2 Device ID

Device identification number.


CFGDeviceId



2.14.3 Revision ID

Revision identification number.


CFGRevisionId



2.14.4 Class Code Register


This register is used to identify the generic function of PERMEDIA, which depends on the setting of configuration data detailed below.

CFGClassCode



BaseClassZer	Fixed VGA Addressin	Bass Clas	Sub Class	Inter face	Meaning
o (config bit)	g	S	Class	lace	(see PCI Spec Appendix D)
0	Disabled	03h	80h	00h	"Other" display controller
0	Enabled	03h	01h	00h	VGA-compatible controller
1	Disabled	00h	00h	00h	Non VGA-compatible device
1	Enabled	00h	01h	00h	VGA-compatible device

2.14.5 Header Type



2.14.6 Command Register

The command register provides control over a device's ability to generate and respond to PCI cycles. Writing zero to this register disconnects the device from the PCI for all except configuration accesses. PERMEDIA 2 supports all necessary bits within the command register for the functionality it contains.

CFGCommand

Region:	Configuration	Read/Write	
Offset:	04h	Reset Value:	00h
	24 Reserved		8 0 Command
Bit 0	I/O Space Enable 0 = Disable I/O space 1 = Enable I/O space If fixed SVGA addres	accesses.	s bit will be 0 (read-only).
Bit 1	Memory Space Enab 0 = Disable memory s 1 = Enable memory s	space accesses.	
Bit 2	Bus Master Enable 0 = Disable master a 1 = Enable master ac		
Bit 3	Special Cycle Enable 0 = PERMEDIA neve		(Read Only) ial cycle accesses.
Bit 4	Memory Write and In 0 = "Memory Write ar		(Read Only) ver generated.
Bit 5	SVGA Palette Snoop 0 = Treat palette acco 1 = Enable SVGA pa If fixed SVGA addres	esses like all other lette snooping.	
Bit 6	Parity Error Respons 0 = PERMEDIA does		(Read Only) error reporting.
Bit 7	Address/Data steppir 0 = PERMEDIA does	-	(Read Only) ng.
Bit 8	SERR driver enable 0 = PERMEDIA does	not support parity	(Read Only) error reporting.
Bit 9	Master Fast Back-to- 0 = The PERMEDIA		(Read Only) fast back-to-back accesses.
Bits 10-15	Reserved 00.0000b.		(Read Only)
Bits 16-31	Reserved.		

2.14.7 Status Register


CFGStatus

Region:	Configuration	Read		
Offset:	06h	Reset Value:	00h	
	24 Reserved		8 Status	
Bits 0-4	Reserved 0.0000b.			(Read Only)
Bit 5	66 MHz Capable 0 = PERMEDIA is 33	MHz capable only.		(Read Only)
Bit 6	UDF Supported 0 = PERMEDIA does	not support user-de	efinable configura	(Read Only) ations.
Bit 7	Fast Back-to-Back Ca 1 = PERMEDIA can a		back PCI transad	(Read Only) ctions.
Bit 8	Data Parity Error Det 0 = Parity checking n		PERMEDIA .	(Read Only)
Bits 9-10	DEVSEL Timing 01b = PERMEDIA as	serts DEVSEL# at r	medium speed.	(Read Only)
Bit 11	Signaled Target Abor 0 = PERMEDIA neve		ort.	(Read Only)
Bit 12	Received Target Abo This bit is set by the I terminated with Targe	PERMEDIA bus ma	ster whenever its	s transaction is
Bit 13	Received Master Abo This bit is set by the I terminated with Mast	PERMEDIA bus ma	ster whenever its	s transaction is
Bit 14	Signaled System Erro 0 = PERMEDIA neve		error.	(Read Only)
Bit 15	Detected Parity Error 0 = Parity checking is Writes to this register the register is loaded	s not implemented b cause bits to be re	set, but not set. /	(Read Only) A bit is reset whenever set to one.
Bit 16-31	Reserved			

2.14.8 BIST

Optional register used for control and status of BIST.


CFGBist



2.14.9 Latency Timer

This register specifies, in PCI bus clocks, the value of the Latency Timer for this PCI bus master.


CFGLatTimer



2.14.10 Cache Line Size

This register specifies the cache line size in units of 32 bit words. It is only implemented for masters which use the 'Memory write and invalidate' command. PERMEDIA 2 does not use this command.


CFGCacheLine



2.14.11 Maximum Latency

This register specifies how often the PCI device needs to gain access to the PCI bus.


CFGMaxLat



2.14.12 Minimum Grant

This register specifies how long a burst period the PCI device needs.


CFGMinGrant



2.14.13 Interrupt Pin

The Interrupt Pin register specifies which line PERMEDIA uses.


CFGIntPin



2.14.14 Interrupt Line


The Interrupt Line register in an 8-bit register used to communicate interrupt line routing information.

CFGIntLine



2.14.15 CardBus CIS Pointer


CFGCardBus



2.14.16 Subsystem Vendor ID

This register is used to identify the vendor of the add-in board on which the PERMEDIA device resides. It has two possible reset states: the value may be loaded from the ROM byte addresses FFFCh and FFFDh, or reset to the Vendor ID and then written to once before it becomes read only. The option is controlled by a configuration resistor.

CFGSubsystemVendorId






Bits 16-31 Reserved

2.14.17 Subsystem ID

This register is used to identify the add-in board on which the PERMEDIA device resides. It has two possible reset states: the value may be loaded from the ROM byte addresses FFFEh and FFFFh, or reset to the Device ID and then written to once before it becomes read only. The option is controlled by a configuration resistor.


CFGSubsystemId



2.14.18 Capabilities Pointer

The Capabilities Pointer register is an eight bit register used to provide an offset into the configuration space for the first item a capabilities list. In an AGP system, it is used to point to the AGP capability registers.


CFGCapPtr



2.14.19 Capability ID

This register specifies that the device has AGP capability.


CFGCapID



2.14.20 Next Pointer

This register points to the next capability data structure. However as there are no more, it is set to zero.


CFGNextPtr



2.14.21 AGP Revision

This register reports the revision of the AGP specification that the device conforms to.

CFGAGPRev




0h when AGPCapable = 0	
0h when AGPCapable = 1	

Bits 20-23	Major Rev Configured by AGPCapable 0h when AGPCapable = 0 1h when AGPCapable = 1
Bits 24-31	Reserved

2.14.22 AGP Status

This register describes the AGP capabilities of the device.


CFGAGPStatus



2.14.23 AGP Command

This register controls the operation of the AGP interface.

CFGAGPCommand




- Bit 9 SBAEnable 0h = sideband addressing disabled 1h = sideband addressing enabled
- Bits 10-23 Reserved
- Bits 24-31 RQDepth Maximum number of AGP requests which can be queued.

2.14.24 Indirect Address

This register and the Indirect Data register are used to access regions 0, 1, and 2, and the ROM region indirectly. The region and offset to be accessed are loaded into the Indirect Address register and the Indirect Data register read from or written to as appropriate.


CFGIndirectAddress



2.14.25 Indirect Data

This register and the Indirect Address register are used to access regions 0, 1, and 2, and the ROM region indirectly. The region and offset to be accessed are loaded into the Indirect Address register and the Indirect Data register read from or written to as appropriate.


CFGIndirectData



2.14.26 Base Address 0 Register

The Base Address 0 Register contains the PERMEDIA 2 control space offset. The control registers are in memory space. They are not prefetchable and can be located anywhere in 32 bit address space.


CFGBaseAddr0



2.14.27 Base Address 1 Register

The Base Address 1 Register contains the PERMEDIA aperture one memory offset. It is not prefetchable and can be located anywhere in 32 bit address space.


CFGBaseAddr1



2.14.28 Base Address 2 Register

The Base Address 2 register contains PERMEDIA aperture two memory offset. It is not prefetchable and can be located anywhere in 32 bit address space.


CFGBaseAddr2



2.14.29 Expansion ROM Base Address

The Expansion ROM Base register is the offset address for the expansion ROM.

CFGRomAddr



3. Region 0 - Registers

3.1 Region 0 Address Map

The PERMEDIA Region Zero is a 128Kbyte region containing the control registers, and ports to and from the graphics processor. The control space is mapped in twice within the 128KByte region. In the second 64K the registers are mapped to be byte swapped for big endian hosts.

Address Range	Region Select	Byte Swap
0000.0000 -> 0000.1FFF	Control Status	No
0000.1000 -> 0000.1FFF	Memory Control	No
0000.2000 -> 0000.2FFF	GP FIFO Access	No
0000.3000 -> 0000.3FFF	Video Control	No
0000.4000 -> 0000.4FFF	RAMDAC	No
0000.5000 -> 0000.57FF	Video Stream GP Bus	No
0000.5800 -> 0000.5FFF	Video Stream Control	No
0000.6000 -> 0000.6FFF	VGA Control	No
0000.7000 -> 0000.7FFF	Reserved	No
0000.8000 -> 0000.FFFF	GP Registers	No
0001.0000 -> 0001.1FFF	Control Status	Yes
0001.1000 -> 0001.1FFF	Memory Control	Yes
0001.2000 -> 0001.2FFF	GP FIFO Access	Yes
0001.3000 -> 0001.3FFF	Video Control	Yes
0001.4000 -> 0001.4FFF	RAMDAC	Yes
0001.5000 -> 0001.57FF	Video Stream GP Bus	Yes
0001.5800 -> 0001.5FFF	Video Stream Control	Yes
0001.6000 -> 0001.6FFF	VGA Control	Yes
0001.7000 -> 0001.7FFF	Reserved	Yes
0001.8000 -> 0001.FFFF	GP Registers	Yes

Table 3.1Region 0 Address Map


3.2 **Control Status Registers**

3.2.1 **Reset Status Register**

Writing to the reset status register forces a software reset of the PERMEDIA Graphics Processor. The software reset does not reset the PCI interface but is otherwise the same as a hardware reset.

The software reset takes a number of cycles and the Graphics Processor must not be used during the reset. A flag in the register is provided which shows that the software reset is still in progress.

ResetStatus




Software Reset Flag

- Bits 0-30 Reserved Bit 31 Software reset flag The GC is ready for use 0 1
 - The GC is being reset and must not be used

3.2.2 Interrupt Enable Register

The Interrupt Enable Register allows for a number of PERMEDIA flags to generate a PCI interrupt. At reset all interrupts sources are disabled.

IntEnable




Bit 8	Video Stream B Interrupt Enable 0 Disable interrupt 1 Enable interrupt
Bit 9	Video Stream A Interrupt Enable 0 Disable interrupt 1 Enable interrupt
Bit 10	Video Stream Serial Interrupt Enable0Disable interrupt1Enable interrupt
Bit 11	Video DDC Interrupt Enable0 Disable interrupt1 Enable interrupt
Bit 12	Video Stream External Interrupt Enable0 Disable interrupt1 Enable interrupt
Bits 13-31	Reserved Read as zero

3.2.3 Interrupt Flags

The Interrupt Flags Register shows which interrupts are outstanding. Flag bits are reset by writing to this register with the corresponding bit set to a one. Flags at positions where the bits are set to zero will be unaffected by the write. (The exception is bit 31, which is read-only and reflects the state of the interrupt line from the SVGA Unit. The SVGA Interrupt must be enabled and reset by accessing the SVGA Unit directly, but is visible in this register for convenience.)

IntFlags



Bit 0	DMA interrupt Flag0 No interrupt1 Interrupt outstanding
Bit 1	Sync interrupt flag 0 No interrupt 1 Interrupt outstanding
Bit 2	Reserved Read as zero
Bit 3	Error interrupt flag 0 No interrupt 1 Interrupt outstanding
Bit 4	Vertical retrace interrupt flag 0 No interrupt 1 Interrupt outstanding
Bit 5	Scanline interrupt flag 0 No interrupt 1 Interrupt outstanding
Bit 6	Texture Invalid Interrupt flag0No interrupt1Interrupt outstanding
Bit 7	Bypass DMA Interrupt Flag 0 No interrupt 1 Interrupt outstanding
Bit 8	Video Stream B Interrupt flag 0 No interrupt 1 Interrupt outstanding
Bit 9	Video Stream A Interrupt flag 0 No interrupt 1 Interrupt outstanding
Bit 10	Video Stream Serial Interrupt flag0No interrupt1Interrupt outstanding
Bit 11	Video DDC Interrupt Flag 0 No interrupt 1 Interrupt outstanding
Bit 12	VideoStream External Interrupt flag0No interrupt1Interrupt outstanding
Bits 13-30	Reserved Read as zero
Bit 31	SVGA Interrupt flag 0 No interrupt 1 Interrupt asserted

3.2.4 Input FIFO Space Register

The input FIFO space register indicates the number of words that can currently be written to the input FIFO. This register can be read at any time and used to allow the controlling software to efficiently send data to the PERMEDIA . If the DMA controller for the FIFO is in use, the value read is a snapshot of the current FIFO status.

InFIFOSpace

Region:			Ζ	er	С								Re	ad																	
Offset:			0	00	0.0)0 [.]	18	h					Re	set	Va	alu	e:			00)00).C	00	20	h						
	31						2	4							16	5							8	3							0
				T			I		1	I		-r	I		I			I	T		1				1	T			T		
													In	put	FI	FC) Av	/ail	lab	ole											
	Ĺ	Ĺ	j	İ.	Ĺ	j	j	j	j	j	j	j	j	1	j	İ	j	İ	İ	İ.	İ	İ.	j	ĺ	j	ĺ	j	Ĺ	İ.	j	i

Bits 0-31


Input FIFO Space

The number of empty words in the input FIFO. This number of words can be written before checking again for FIFO space availability.

3.2.5 Output FIFO Words Register

The output FIFO words register indicates the number of words currently in the output FIFO. This register can be read at any time and used to allow the controlling software to efficiently read output data from the PERMEDIA.

OutFIFOWords



Bits 0-31 Output FIFO Words


The number of valid words in the output FIFO. This number of words can be read before checking for more words.

3.2.6 In DMA Start Address

The DMA address should be loaded with the first PCI address for the buffer to be transferred to the GC when using the DMA controller.

Writing to the DMA count register loads the address into the DMA counter. Once a DMA has been set off the next DMA start address may be loaded. A read of this register returns the last start value loaded even if the DMA is underway.

DMAAddress




3.2.7 In DMA Count

The DMA count register should be loaded with the number of words to be transferred in the DMA operation. The action of loading a word count greater than zero sets off the DMA operation. The value read back from this register indicates the current number of words left to be transferred.

This register should only be written to if the count is zero. It can be read at any time.

DMACount




3.2.8 Error Flags Register

The Error Flags Register shows which errors are outstanding on PERMEDIA .

Flag bits are reset by writing to this register with the corresponding bit set to a 1. Flags at positions where the bits are set to 0 will be unaffected by the write.

ErrorFlags




Bit 5	0 1	itream B FIFO Underflow Error No error Error outstanding
Bit 6	0 1	tream A FIFO Overflow Error No error Error outstanding
Bit 7	0 1	Error aster abort or target abort occurs as a consequence of a master access. No error Error outstanding
Bit 8	OutDMA 0 N	A Error ave access is made to output FIFO while DMA is in progress (i.e. ACount is not zero). No error Error outstanding
Bit 9	Set if In 0 N	Overwrite Error DMACount register is written when it is not zero. No error Error outstanding
Bit 10	Set if C 0 N	A Overwrite Error DutDMACount register is written when it is not zero. No error Error outstanding
Bit 11	Set for i 0 N	tream A Invalid Interlace Error nvalid sequence of fields. No error Error outstanding
Bit 12	Set for i 0 N	tream B Invalid Interlace Error nvalid sequence of fields. No error Error outstanding
Bits 13-31	Reserve	ed

3.2.9 Video Clock Control Register

Vidctl 0 and 1 select the DClk PLL registers to use. An eight-bit field is provided in this register to program the number of PCI clocks to be counted between each RAMDAC access.

VClkCtl




(Read Only)

Bits 10-32 Reserved - Read as zero

3.2.10 Test Register


Writes to this register have an undefined effect.

TestRegister




3.2.11 Aperture 1 Control Register

ApertureOne




3.2.12 Aperture 2 Control Register



3.2.13 DMA Control

The DMA control Register sets up the data transfer modes for the DMA controller. The DMA controller can be set to little endian or big (byte swapped) endian.


DMAControl



3.2.14 FIFO Disconnect

The FIFO disconnect register enables the input and output FIFO disconnect signals, which drive two physical pins on PERMEDIA. Disconnects are disabled at reset.


FIFODiscon



3.2.15 Chip Configuration

Most of the sampled values from the configuration pins are loaded into this register on the trailing edge of reset. This register can then be read back over the PCI bus to allow the host to determine how PERMEDIA has been configured and to modify fields of the configuration if required.

ChipConfig




	1 PClk/2 2 MClk 3 MClk/2	
Bit 12	Sub System From ROM0Leave subsystem registers1Load sub system registers	s at reset state from ROM immediately after reset
Bits 13-31	Reserved Read as zero	(Read Only)

3.2.16 Out DMA Start Address

The DMA address should be loaded with the first PCI address for the buffer to be transferred into from the GCd when using the DMA controller.

Writing to the DMA count register loads the address into the DMA counter. Once a DMA has been set off the next DMA start address may be loaded. A read of this register returns the last start value loaded even if the DMA is underway.

OutDMAAddress



Bits 0-31 Out DMA Start Address


PCI start address for PCI master write transfer from the Graphics Core.

3.2.17 Out DMA Count

The DMA count register should be loaded with the number of words to be transferred in the DMA operation. The action of loading a word count greater than zero sets off the DMA operation. The value read back from this register indicates the current number of words left to be transferred.

This register should only be written to if the count is zero. It can be read at any time.

DMACount




Bits 16-31 Reserved

3.2.18 AGP Texture Base Address

Base address of the texture in system memory. When a texture map is accessed directly from system memory the address in this register is added to the address generated by the Texture Read Unit in the Graphics Core.

AGPTexBaseAddress




Bits 0-31

Base address in bytes for textures 'executed' from system memory.

3.2.19 Bypass DMA Start Address

The DMA address should be loaded with the first PCI address for the data to be transferred into the bypass by the DMA controller.

ByDMAAddress




PCI start address for PCI master read transfer in bytes (must be aligned to 32 bits).

3.2.20 Bypass DMAStride

Sets the stride between scanlines of the data buffer to be transferred to by the bypass DMA controller.


ByDMAStride



3.2.21 Bypass Memory Base Address

Sets the base address of the data buffer in PERMEDIA memory that data should be written to by the bypass DMA controller.

ByDMAMemAddr




Bits 0-23	Base address In natural data units (i.e. texels).	
Bits 24-31	Reserved (all bits zero)	(Read Only)

3.2.22 Bypass DMA Transfer Size


Sets the dimensions of the data buffer to be transferred by the DMA controller.

ByDMASize



3.2.23 Bypass DMA Byte Mask

Masks the left and right edges of the data buffer transferred by the bypass DMA controller. The masks are applied to the 32 bit word at the start or end of the scanline as appropriate (the transfer is always done left to right).



0

3.2.24 Bypass DMA Control

Controls the operation of the bypass DMA controller.


ByDMAControl Read/Write Region: Zero Offset: D8h Reset Value: 0000.0000h 31 16 I 1 Ι PP0 Offset Y Offset X PP2 PP1 Patch Type Byte Swap Data Format Control Use AGP RestartGP Mode Mode Bits 0-1 0 Off 1 DMA (implicit auto addressing) 2 Aperture 1 auto addressing 3 Aperture 2 auto addressing Bit 2 RestartGP Do not restart graphics processor at end of DMA 0 Restart graphics processor at end of DMA 1 Bits 3-5 Data format 0 8 bits 1 16 bits 2 32 bits 3 4 bits 4 Y component - YUV planar mode 5 U component- YUV planar mode 6 V component- YUV planar mode Reserved 7 Bits 6-7 Patch Type 0 Patching disabled 1 Patch mode (8x8) 2 Sub-patch mode (32x32) Reserved 3 PP0 Bits 8-10 See table of partial product codes Bits 11-13 PP1 See table of partial product codes Bits 14-16 PP2 See table of partial product codes

Bits 17-21	Offset X Added to X value in address calculatio	n
Bits 22-26	Offset Y Added to Y value in address calculatio	n
Bits 27-28	Byte Swap Control0Standard (no swap)1Byte swapped2Half word swapped3Reserved	
Bits 29	Use AGP 0 = Use PCI Master 1 = Use AGP Master	
Bits 30-31	Reserved (all bits zero)	(Read Only)

3.2.25 Bypass DMA Complete

Writing to this address indicates that the bypass load operations are complete and the graphics processor should be restarted. This is the manual version of RestartGP in ByDMAControl.

ByDMAComplete



Bits 0	Status	(Read only)
	Reading this field returns the status of the texture inva	lid flag.
	0 Texture Valid	
	1 Texture Invalid Flag set.	

Bits 1-31 Read as zero, write data ignored


3.3 Memory Control Registers

Refer to the memory system section for details on programming the memory control registers.

3.3.1 Re-Boot


Writing to this address instructs the memory controller to reboot the SGRAMs. This involves going through the reset sequence and loading the Boot Address register. A re-boot does not reload the configuration data; registers maintain their contents until a reset. A read from this register returns zero.

Reboot



3.3.2 Memory Control

MemControl




Read as zero.

3.3.3 Boot Address

The boot address value specifies the contents of the SGRAM mode register at boot time. Boot time is either at chip reset or the reboot caused by writing to a register.


BootAddress



3.3.4 Memory Configuration

This register holds configuration data for the memory controller. If it is written to there is an automatic reboot of the memory. The correct sequence is to load the boot address, then change this register to match the boot address.

MemConfig




be set to tRC - 2.

Bits 7-9	TimeRCD Number of MClks from issuing RAS to issuing CAS. Should be set to tRCD - 2.					
Bit 10	RowCharge 0 row charge disabled 1 row charge enabled					
Bits 11-12	Reserved					
Bits 13-15	TimeRASMin Number of active clocks for the minimum Row Active time. Should be set to tRAS - 3 unless this results in a value of zero.					
Bit 16	CASLatency 0 CAS latency of 2. 1 CAS latency of 3.					
Bit 17	 DeadCycleEnable 0 do not insert dead cycle between reads and writes 1 insert dead cycle between reads and writes. 					
Bits 18-20	BankDelay Defines read burst length. Should be set to burst length - 1.					
Bit 21	Block Write 10do not allow single cycle block write operations1allow single cycle block write operations					
Bits 22-28	RefreshCount Defines period between AUTO-REFRESH commands. The count is in MClks/32.					
Bits 29-30	NumberBanks 0 1 bank (2Mbytes) 1 2 banks (4Mbytes) 2 3 banks (6Mbytes) 3 4 banks (8Mbytes)					
Bit 31	 Burst1Cycle 0 do not assume burst length of 1. 1 assume burst length of 1. 					

3.3.5 Bypass Write Mask

Mask used to protect bits from modification by bypass writes to memory.


BypassWriteMask



3.3.6 Framebuffer Write Mask

Mask used to protect bits from modification by framebuffer writes to memory. Can be read from the bypass, but can only be modified through framebuffer write unit in the graphics core.


FramebufferWriteMask



3.3.7 Count

A free running count that may be used for any purpose. The counter is driven by MClk and wraps to zero at overflow.

Count



3.4 Video Control Registers


Refer to the video unit section for details on programming the video control registers.

3.4.1 Screen Base

Address of pixel in top left of screen. The value of this register is ignored until vertical blank. When it is loaded the BypassPending bit is set in the VideoControl register until it is used.

This register must be loaded after the HgEnd register.


ScreenBase



3.4.2 Screen Stride


Stride between scanlines of display.

ScreenStride



3.4.3 Horizontal Total


HTotal




3.4.4 Horizontal Gate End

The gate period defines the period during which video data is not clocked from PERMEDIA. The value of this register is not used until vertical blank.

HgEnd




3.4.5 Horizontal Blank End




3.4.6 Horizontal Sync Start

HsStart




3.4.7 Horizontal Sync End

HsEnd




3.4.8 Vertical Total

VTotal




3.4.9 Vertical Blank End

VbEnd




3.4.10 Vertical Sync Start

VsStart




3.4.11 Vertical Sync End

VsEnd



3.4.12 Video Control




- 0 Line doubling disabled
- 1 Line doubling enabled

	If enabled, each scanline is displayed twice to increase the effective frequency of low resolution screens.
Bits 3-4	HSyncCtl 0 Forced High 1 Active High 2 Forced Low 3 Active Low
Bits 5-6	VSyncCtl 0 Forced High 1 Active High 2 Forced Low 3 Active Low
Bit 7	BypassPending0ScreenBase value used.1New ScreenBase value waiting to be used.Read only bit, set when ScreenBase is loaded through the bypass.
Bit 8	 GPPending 0 ScreenBase value used. 1 New ScreenBase value waiting to be used. Read only bit, set when ScreenBase is loaded through the Graphics Processor.
Bits 9-10	BufferSwapCtl0SyncOnFrameBlank1FreeRunning2LimitToFrameRate3Reserved
Bit 11	StereoEnable 0 Disabled 1 Enabled
Bit 12	RightEyeCtl 0 Active High 1 Active Low
Bit 13	RightFrame 0 Displaying left frame. 1 Displaying right frame. Read only bit.
Bit 14	BypassPendingRight0ScreenBaseRight value used.1New ScreenBaseRight value waiting to be used.Read only bit, set when ScreenBaseRight is loaded through the bypass.
Bit 15	 GPPendingRight ScreenBaseRight value used. New ScreenBaseRight value waiting to be used. Read only bit, set when ScreenBaseRight is loaded through the Graphics Processor.
Bit 16	 Data64Enable Data output to RAMDAC as 32 bit units. Data output to RAMDAC as 64 bit units.
Bits 17-31	Reserved


Read as zero

3.4.13 Interrupt Line

InterruptLine



3.4.14 Display Data




Bit 3	ClkOu 0 1	it Drive Low. Drive Tri-state.
Bit 4	Latche 0 1	edData Data latched at 0. Data latched at 1.
Bit 5	Data∨ 0 1 Cleare	′alid DataIn not valid. DataIn valid. ed by writing 1 to this bit.
Bit 6	Start 0 1 Cleare	DDC bus has not passed through Start state. DDC bus has passed through Start state. ed by writing 1 to this bit.
Bit 7	Stop 0 1 Cleare	DDC bus has not passed through Stop state. DDC bus has passed through Stop state. ed by writing 1 to this bit.
Bit 8	Wait 0 1	Do not insert wait states in DDC. Insert wait states.
Bit 9	UseM 0 1	onitorID Use DDC. Use monitor ID.
Bits 10-12	Monite 0 1	orIDIn Signal is Low. Signal is High.
Bits 13-15	Monite 0 1	orIDOut Drive Low. Drive Tri-state.
Bits 16-31	Reser Read	ved as zero

3.4.15 Fifo Control

FifoCon	trol	
Region:	Region 0	Read/Write
Offset:	3078h	Reset Value: 0000.1010h
31	24 Reserved Underflow Reserved HighThr	16 8 0 16 Reserved LowThreshold
Bits 0-4	LowThreshold Video data is access or less spaces in the	sed from memory at a low priority when there are this many video FIFO.
Bits 5-7	Reserved Read as zero.	
Bits 8-12	HighThreshold Video data is access or less spaces in the	sed from memory at a high priority when there are this many video FIFO.
Bits 13-15	Reserved Read as zero.	
Bits 16	Underflow 0 Underflow ha 1 Underflow ha Cleared by writing 1	
Bits 17-31	Reserved Read as zero	


3.4.16 Line Count

LineCount



3.4.17 Screen Base Right

ScreenBaseRight



3.5 SVGA Interface

In addition to the standard SVGA registers, PERMEDIA supports two extended registers, the SVGA Control Register and the Mode 640 register.

3.5.1 SVGA Memory

The SVGA memory is accessed through the SVGA legacy memory addresses. The SVGA memory can also be accessed through the PERMEDIA memory apertures by setting the 'SVGA access' bit in either the ApertureOne or ApertureTwo register. The memory address for the SVGA is formed from bits 16 down to 2 of the incoming bus address. This results in the 128K Byte SVGA memory space being aliased within the 8Mbyte total region size. No byte swapping or other data formatting is performed when accessing the SVGA memory in this manner.

3.5.2 SVGA Registers

The PERMEDIA standard SVGA registers are accessed through the SVGA legacy IO addresses. These registers are also mapped into a 4K Byte space at offset 0x6000h in Region 0. The address for the SVGA unit is formed from bits 9 down to 2 of the incoming bus address. So, for example, SVGA register 0x3C4h can be addressed at offsets 0x63C4h, 0x67C4h, 0x6BC4h and 0x6FC4h.

3.5.3 SVGA Control Register

This extended SVGA register is accessed as index 5 through the sequencer index register at port 0x3C4h. Data is written to port 3C5h.

VGAControlReg

Region:	Region 0 F	Read/Write
Offset:	F	Reset Value: 4Bh
Bit 0		cess cesses to memory. esses to memory.
Bit 1		cesses to RAMDAC. esses to RAMDAC.
Bit 2	EnableInterrupts 0 Disable interrupt 1 Enable interrupts	
Bit 3		isplay, enable graphics processor display. splay, disable graphics processor display.
Bit 4	DacAddr2 Sets bit 2 of RAMDAC	address.
Bit 5	DacAddr3 Sets bit 3 of RAMDAC a	address.
Bit 6		ing and producing sync pulses. produce sync pulses. Only has effect when s been set to zero
Bit 7	Reserved Read as zero	

3.5.4 Mode 640 Register

This extended SVGA register is accessed as index 9 through the graphics index register at port 3CEh. Data is written to port 3CFh.

Mode640Reg

Region:	Region 0 Read/Write
Offset:	Reset Value: 00h
	7 0 BankB BankA Display start address bit Enable
Bits 0-2	BankA Additional address bits for accesses between A0000h and B0000h.
Bits 3-5	BankB Additional address bits for accesses between B0000h and C0000h.
Bit 6	Bit 16 of display start address Read as zero.
Bit 7	Enable 0 Mode640 disabled. 1 Mode640 enabled.


3.5.5 Video Streams Registers

Refer to the video streams section for details on programming these registers.

VSConfiguration Region 0 Read/Write Region: Offset: 5800h Reset Value: 0000.01F0h 24 8 31 16 0 Т ROMPulse Reserved DoubleEdgeB/ GPBusMode **ReverseDataB** UnitMode ColorSpaceB' HRefPolarityA InterlaceB' VRefPolarityA **VActiveVBIB** VActivePolarityA FieldEdgeB `UseFieldA FieldPolarityB' FieldPolarityA UseFieldB' `FieldEdgeA VActivePolarityB/ VActiveVBIA VRefPolarityB' HRefPolarityB ReverseDataA InterlaceA Bits 0-2 Unit mode Bit 3 **GPBusMode** 0 = Operate GP bus in Mode B 1 = Operate GP bus in Mode A Bits 4-8 **ROMPulse** Bit 9 **HRefPolarityA** 0 =Active low 1 = Active high Bit 10 VRefPolarityA 0 =Active low 1 = Active highVActivePolarityA Bit 11 0 =Active low 1 = Active high Bit 12 UseFieldA 0 = Disabled1 = Enabled Bit 13 FieldPolarityA 0 =Active low 1 = Active highBit 14 FieldEdgeA 0 = Inactive edge 1 = Active edge


Bit 15	VActiveVBIA 0 = Ignore VActive for VBI data 1 = Gate VBI data with VActive
Bit 16	InterlaceA 0 = Video is not interlaced 1 = Video is interlaced
Bit 17	ReverseDataA 0 = Disabled 1 = Enabled
Bit 18	HRefPolarityB 0 = Active low 1 = Active high
Bit 19	VRefPolarityB 0 = Active low 1 = Active high
Bit 20	VActivePolarityB 0 = Active low 1 = Active high
Bit 21	UseFieldB 0 = Disabled 1 = Enabled
Bit 22	FieldPolarityB 0 = Active low 1 = Active high
Bit 23	FieldEdgeB 0 = Inactive edge 1 = Active edge
Bit 24	VActiveVBIB 0 = Ignore VActive for VBI data 1 = Gate VBI data with VActive
Bit 25	InterlaceB 0 = Video is not interlaced 1 = Video is interlaced
Bit 26	ColorSpaceB 0 = YUV 1 = RGB
Bit 27	ReverseDataB 0 = Disabled 1 = Enabled
Bit 28	DoubleEdgeB 0 = Disabled 1 = Enabled
Bits 29-31	Reserved

3.5.6 VSStatus



3.5.7 VSSerialBusControl


VSSerialBusControl



	1 = Has passed through stop state Cleared by writing one to this bit.
Bit 8	Wait 0 = Do not insert wait states 1 = Insert wait states
Bits 9-31	Reserved Read back as zero.

3.5.8 VSAControl


VSAControl



Bit 7	MirrorX 0 = Disable 1 = Enable
Bit 8	MirrorY 0 = Disable 1 = Enable
Bits 9-10	Discard 0 = None 1 = FieldOne 2 = FieldTwo 3 = Reserved
Bit 11	CombineFields 0 = Disable 1 = Enable
Bit 12	LockToStreamB 0 = Disable 1 = Enable
Bits 13-31	Reserved


3.5.9 VSAInterrupt

VSAInterrupt




3.5.10 VSACurrentLine

VSACurrentLine




3.5.11 VSAVideoAddressHost

VSAVideoAddressHost




3.5.12 VSAVideoAddressIndex

VSAVideoAddressIndex



3.5.13 VSAVideoAddress0


VSAVideoAddress0



- Bits 0-19 Base address (64 bit aligned)
- Bits 20-31 Reserved

3.5.14 VSAVideoAddress1

VSAVideoAddress1




Bits 0-19	Base address (64 bit aligned)
-----------	-------------------------------

Bits 20-31 Reserved

3.5.15 VSAVideoAddress2

VSAVideoAddress2




Bits 0-19	Rase address	(64 bit aligned)
DIG 0 10	Dube dual coo	(0+ bit ulighted)

Bits 20-31 Reserved

3.5.16 VSAVideoStride


VSAVideoStride



Bits 20-31 Reserved

3.5.17 VSAVideoStartLine


VSAVideoStartLine



Bits 11-31 Reserved

3.5.18 VSAVideoEndLine


VSAVideoEndLine



Bits 11-31 Reserved


3.5.19 VSAVideoStartData

VSAVideoStartData



3.5.20 VSAVideoEndData


VSAVideoEndData



Bits 11-31 Reserved


3.5.21 VSAVBIAddressHost

VSAVBIAddressHost




3.5.22 VSAVBIAddressIndex

VSAVBIAddressIndex



3.5.23 VSAVBIAddress0






Bits 20-31 Reserved

3.5.24 VSAVideoAddress1

VSAVBIAddress1




Bits 0-19 Base address (64 bit aligned)

Bits 20-31 Reserved

3.5.25 VSAVBIAddress2


VSAVBIAddress2



Bits 20-31 Reserved


3.5.26 VSAVBIStride

VSAVBIStride



3.5.27 VSAVBIStartLine


VSAVBIStartLine



Bits 11-31 Reserved


3.5.28 VSAVBIEndLine

VSAVBIEndLine



3.5.29 VSAVBIStartData


VSAVBIStartData



Bits 11-31 Reserved

3.5.30 VSAVBIEndData


VSAVBIEndData



Bits 11-31 Reserved

3.5.31 VSAFifoControl


VSAFifoControl



- Bits 8-15 High priority threshold
- Bits 16-31 Reserved

3.5.32 VSBControl


VSBControl



	2	1	4:4:4:4	4@8	4@4	4@0	4@12
	5	1	3:3:2Front	3@5	3@2	2@0	0
	6	1	3:3:2Back	3@13	3@10	2@8	0
	9	1	2:3:2:1Front	2@5	3@2	2@0	1@7
	10	1	2:3:2:1Back	2@13	3@10	2@8	1@15
	11	1	2:3:2FrontOff	2@5	3@2	2@0	0
	12	1	2:3:2BackOff	2@13	3@10	2@8	0
	13	1	5:5:5:1Back	5@26	5@21	5@16	1@31
	16	1	5:6:5Front	5@11	6@5	5@0	0
	17	1	5:6:5Back	5@27	6@21	5@16	0
	19	1	YUV422	8@8	8@0	8@0	0
Bits 9-10	PixelSize 0 = 8 bits 1 = 16 bits 2 = 32 bits						
Bit 11	RGB 0 = BGR color 1 = RGB color						
Bit 12	GammaCorrect 0 = Disable Gamma correction 1 = Enable Gamma correction						
Bit 13	LockToStreamA 0 = Disable 1 = Enable						
Bits 14-31	Reserved						

3.5.33 VSBInterrupt


VSBInterrupt



Bits 11-31 Reserved

3.5.34 VSBCurrentLine


VSBCurrentLine



Bits 11-31 Reserved


3.5.35 VSBVideoAddressHost

VSBVideoAddressHost



3.5.36 VSBVideoAddressIndex

VSBVideoAddressIndex



Bits 2-31 Reserved

3.5.37 VSBVideoAddress0

VSBVideoAddress0


Region:		Region 0	Read/Write		
Offset:		5A28h	Reset Value:	undefined	
	31	24	16	8	0
		Reserved		Address	

Bits 0-19 Base address (64 bit aligned)

Bits 20-31 Reserved

3.5.38 VSBVideoAddress1


VSBVideoAddress1



Bits 20-31 Reserved


3.5.39 VSBVideoAddress2

VSBVideoAddress2




3.5.40 VSBVideoStride

VSBVideoStride




3.5.41 VSBVideoStartLine

VSBVideoStartLine




3.5.42 VSBVideoEndLine

VSBVideoEndLine




3.5.43 VSBVideoStartData

VSBVideoStartData




3.5.44 VSBVideoEndData

VSBVideoEndData




3.5.45 VSBVBIAddressHost

VSBVBIAddressHost




3.5.46 VSBVBIAddressIndex

VSBVBIAddressIndex




3.5.47 VSBVBIAddress0




3.5.48 VSBVideoAddress1

VSBVBIAddress1




3.5.49 VSAVBIAddress2

VSBVBIAddress2



3.5.50 VSBVBIStride


VSBVBIStride



Bits 20-31 Reserved


3.5.51 VSBVBIStartLine

VSBVBIStartLine




3.5.52 VSBVBIEndLine

VSBVBIEndLine



3.5.53 VSBVBIStartData


VSBVBIStartData



Bits 11-31 Reserved


3.5.54 VSBVBIEndData

VSBVBIEndData



3.5.55 VSBFifoControl

VSBFifoControl




3.6 RAMDAC Registers

Refer to the RAMDAC section for details on programming these registers.

3.6.1 Palette/Cursor RAM Write Address Register

RDPaletteWriteAddress



Bits 0-7 Address

3.6.2 Palette/Cursor RAM Data Register

RDPaletteData

Region:	Region 0	Read/Write	
Offset:	4008h	Reset Value:	undefined
		7	0

Bits 0-7 Data

3.6.3 Pixel Read Mask Register

RDPixelMask

Region:	Region 0	Read/Write	
Offset:	4010h	Reset Value:	FFh
			0

Bits 0-7 M


Mask

3.6.4 Palette/Cursor Read Address Register

RDPaletteReadAddress

Region: Offset:

Region 0 4018h



Bits 0-7 Address

Cursor Color Address Register 3.6.5

RDCursorColorAddress

Region:	Region 0	Read/Write	
Offset:	4020h	Reset Value:	undefined
Bits 0-7	Address		

Cursor Color Data Register 3.6.6

RDCursorColorData

Region:	Region 0	Read/Write	
Offset:	4028h	Reset Value:	undefined
		7	0
Bite 0-7	Data	· · · · · · · · ·	

Bits 0-7 Data


Indexed Data Register 3.6.7

RDIndexedData

Region: Offset:

Region 0 4050h






Bits 0-7

Data

3.6.8 Cursor RAM Data Register

RDCursorRAMData

Region: Offset: Region 0 4058h



Bits 0-7 Data

3.6.9 Cursor Position X Low Register

RDCursorXLow

Region: Offset: Region 0 4060h

Read/Write	
Reset Value:	undefined
7	0
	<u></u>

Bits 0-7 Data

3.6.10 Cursor Position X High Register

RDCursorXHigh

Region:	Region 0	Read/Write	
Offset:	4068h	Reset Value:	undefined
Bite 0-7	Data		

Bits 0-7 Data


3.6.11 Cursor Position Y Low Register

RDCursorYLow

Region: Offset: Region 0

Read/Write






Bits 0-7


Data

3.6.12 Cursor Position Y High Register




3.6.14 Color Mode Register

RDColorMode



3.6.15 Mode Control Register

RDModeControl



Enables per-pixel double buffering, buffer displays depends on state of bit 31 of the pixel.

3.6.16 Palette Page Register

RDPalettePage

Region:	Region 0	Read/Write	
Indirect index:	01Ch	Reset Value:	00h
		7	
Bits 0-7	Page		

Specifies the additional bit planes when the overlay pixel has less than 8 bits per component. The extra bits are used to pad the low order bits of the overlay value.

00h

0


3.6.17 Miscellaneous Control Register

RDMiscControl Read/Write Region: Region 0 Reset Value: Indirect index: 01Eh 7 Reserved SyncOnGreen BlankPedestal VSyncPolarity HSyncPolarity PaletteWidth DAC PowerDown Bit 0 DACPowerDown 0 = Disable1 = Enable Bit 1 PaletteWidth 0 = 6 bits 1 = 8 bits Bit 2 **HSyncPolarity** 0 = Non-inverted 1 = Inverted Bit 3 VSyncPolarity 0 = Non-inverted 1 = Inverted BlankPedestal Bit 4 0 = Disabled1 = Enabled SyncOnGreen Bit 5 0 = Disabled1 = Enabled Bits 6-7 Reserved

3.6.18 Pixel Clock Register A1

RDPixelClockA1

Region:Region 0Indirect index:020h




Bits 0-7 Parameter M

3.6.19 Pixel Clock Register A2

RDPixelClockA2

Region:	Region 0	Write
Indirect index:	021h	Reset
		7



Bits 0-7 Parameter N

3.6.20 Pixel Clock Register A3

RDPixelClockA3

Region: Region 0 Indirect index: 022h

Reset Value: 0Bh 7 0 Reserved Enable Reserved Parameter P

Write

Bits 0-1	Parameter P

Bit 2 Reserved


Bit 3 Enable

Bits 4-7 Reserved

3.6.21 Pixel Clock Register B1

RDPixelClockB1

Region:	Region 0	Write
Indirect index:	023h	Reset
		7



Bits 0-7 Parameter M

3.6.22 Pixel Clock Register B2

RDPixelClockB2

Region:	Region 0	Write	
Indirect index:	024h	Reset Value:	02h
		7	0
			1


Bits 0-7 Parameter N

3.6.23 Pixel Clock Register B3

RDPixelClockB3

Region:	Region 0
Indirect index:	025h

Write




Bits 0-1	Parameter P
Bit 2	Reserved
Bit 3	Enable
Bits 4-7	Reserved

3.6.24 Pixel Clock Register C1

RDPixelClockC1

Region:	Region 0
Indirect index:	026h



Write

Write

Bits 0-7 Parameter M

3.6.25 Pixel Clock Register C2

RDPixelClockC2

Region:	Region 0
Indirect index:	027h


7 0	Value: (00h
	0)
		7

Bits 0-7 Parameter N

3.6.26 Pixel Clock Register C3

RDPixelClockC3


Region: Region 0 Indirect index: 028h Write



Bits 0-1	Parameter P
Bit 2	Reserved
Bit 3	Enable
Bits 4-7	Reserved

3.6.27 Pixel Clock Status Register

RDPixelClockStatus



3.6.28 Memory Clock Register 1

RDMemoryClock1

Region:	Region 0	Write	
Indirect index:	030h	Reset Value:	1Ch
		7	0
			i

Bits 0-7 Parameter M

3.6.29 Memory Clock Register 2

RDMemoryClock2

Region:	Region 0
Indirect index:	031h

Write	
Reset Value:	02h
7	0
	i

Bits 0-7


Parameter N

3.6.30 Memory Clock Register 3

RDMemoryClock3

Region: Region 0 Indirect index: 032h

0



Write

Bits 0-1 Parameter P

Bits 2-7 Reserved

3.6.31 Memory Clock Status Register

RDMemoryClockStatus

Region:	Region 0	Read/Write	
Indirect index:	033h	Reset Value:	undefined
		7 0 Reserved PLL lock in Reserved	dicator
Bits 0-3	Reserved		
Bit 4	PLL lock indicator. 0 = out-of-lock		

1 = locked


Bits 5-7 Reserved

3.6.32 Color Key Control Register

RDColorKeyControl Region: Region 0 Read/Write **Reset Value:** 00h Indirect index: 040h 7 0 Reserved TestPolarity BlueEnable GreenEnable RedEnable OverlayEnable Bit 0 OverlayEnable 0 = Disabled (do not test overlay) 1 = Enabled (test overlay) Bit 1 RedEnable 0 = Disabled (do not test red component of pixel) 1 = Enabled (test red component of pixel) Bit 2 GreenEnable 0 = Disabled (do not test green component of pixel) 1 = Enabled (test green component of pixel) Bit 3 BlueEnable 0 = Disabled (do not test blue component of pixel) 1 = Enabled (test blue component of pixel) TestPolarity Bit 4 0 = True (display overlay if tests pass) 1 = False (do not display overlay if tests pass) Bits 5-7 Reserved

3.6.33 Overlay Key Register

RDOverlayKey



3.6.34 Red Key Register

RDRedKey Region 0 Region: Read/Write Indirect index: 042h Reset Value: 7 Bits 0-7 Data 3.6.35 Green Key Register RDGreenKey Region 0 Region: Read/Write Indirect index: 043h Reset Value: 7 Т

Bits 0-7 Data

3.6.36 Blue Key Register

RDBlueKey

Indirect index: 044h

Region:	Region 0
---------	----------

Reset Value:	00h
7	0

Read/Write

00h

00h

0

0

Bits 0-7 Data

4. Memory System

The PERMEDIA memory system is intended for use with SGRAM or SDRAM memory devices. A typical organization is shown below.




Figure 4.1 Organization of memory devices

Each bank is made up of two 32 bit wide devices. The data and address lines are common to all the memory devices. There are two sets of control lines which are provided to reduce loading: they are driven identically. The example above shows one set of control lines driving bank 0 and bank 1, with the second set driving bank 2 and bank 3. This organization is preferable if the second two banks are on a mezzanine connector as it eases routing and termination of clock lines. Alternatively the control lines could be split along the upper and lower devices in each bank.

4.1 System Parameters

The various timing parameters used to control synchronous memories can be adjusted to allow for optimum performance depending on memory speed grade and the PERMEDIA system clock frequency (MClk).

The following parameters are used to control accesses to the memory. These values are usually set at reset from configuration resistors. Each field defines the operation of the memory controller, with the exception of the boot address field which is loaded directly into the memory device. It is very important that the boot address is consistent with the memory controller parameters, failing to do this may damage the memory devices.

The reset configuration may be over-written by software following reset (see 3.3.4).

4.1.1 RowCharge

This flag determines the method used to load the Special Mode Register in the SGRAM. If set high, the memory controller assumes that the Special Mode Register may be accessed when one internal bank is IDLE and the other is ROW-ACTIVE.

4.1.2 TimeRCD

This parameter defines, in MClk cycles, the time from issuing a RAS to the SGRAM before CAS is active. This is usually referred to in the SGRAM data sheets as tRCD and will be assigned by the memory controller as TimeRCD + 2.

4.1.3 TimeRC

This parameter defines, in MClk cycles, the time from issuing an AUTO-REFRESH command to the SGRAM being able to accept another command. This is usually referred to in the SGRAM data sheets as tRC and will be assigned by the memory controller as TimeRC + 2.

4.1.4 TimeRP

This parameter defines, in MClk cycles, the time from issuing a PRECHARGE command to the SGRAM being able to accept an ACTIVATE command (RAS). This is usually referred to in the SGRAM data sheets as tRP, and will be assigned by the memory controller as TimeRP + 1.

4.1.5 CASLatency3

This flag determines the CAS latency expected by the memory controller. If set high the controller expects the SGRAM to be operating with a CAS latency of 3. If set low the controller expects a CAS latency of 2.

4.1.6 BootAddress

This parameter defines the value of the Mode Register loaded into the SGRAM at the end of the boot sequence (see data sheet). Items to note : Burst type should be sequential, burst length should be consistent with the Burst1Cycle flag and CAS latency should be consistent with the CAS3Latency flag. All other bits in the BootAddress field should be set low.

4.1.7 NumberBanks

This field defines the size of SGRAM array being used. Values are "00" = 2Mbytes, "01" = 4Mbytes, "10" = 6Mbytes, "11" = 8Mbytes.

4.1.8 RefreshCount

This parameter defines the period between AUTO-REFRESH commands being issued to the SGRAM. The count is in MClks/16 i.e. if RefreshCount = 1, the SGRAM will be refreshed every 16 MClk cycles. For the required refresh rate, see the SGRAM data sheet.

4.1.9 TimeRASMin

"This parameter defines, in MClk cycles, the minimum Row Active time. This is sometimes referred to as the Active to Precharge period. It is assigned by the memory controller as tRAS (in MClk cycles) + 3. However, loading the MemConfig register field or setting the config resistors to a value of 0 is invalid."

4.1.10 DeadCycleEnable

If this flag is set high the memory controller will insert a turnaround cycle when changing from a READ to a WRITE command. Some SGRAM speed grades may require this.

4.1.11 BankDelay

This parameter defines the READ burst length of the SGRAM being used. It should always be consistent with the BootAddress parameter and should be set to burst length - 1.

4.1.12 Burst1Cycle

This flag, if set high, allows the memory controller to assume a burst length of 1 for the SGRAM. It should always be consistent with the SGRAM BootAddress parameter.

4.1.13 SDRAM

If this flag is set high, the memory controller will assume that SDRAM is fitted as the memory array. It will disable all block fills and bit-masked writes. Any block fill operations will be ignored, any masked writes will be converted to nonmasked writes.

4.2 Recommended Parameter Values

The following values are recommended for a PERMEDIA system running with an MClk of 50MHz and using Samsung SGRAM (-12) parts. The total SGRAM size is 4MB.

RowCharge	0	
TimeRCD	000	
TimeRC	0100	
TimeRP	001	
CAS3Latency	0	
BootAddress	000010000	
NumberBanks	01	
RefreshCount	00110000	
TimeRASMin	001	
DeadCycle	0	
BankDelay	000	
Burst1Cycle	1	
SDRAM	0	

Table 4.150MHz/Samsung SGRAM (-12)/total SGRAM 4MB.

The following values are recommended for a PERMEDIA system running with an MClk of 66MHz and using NEC SGRAM (-12) parts. The total SGRAM size is 6MB. The CAS3Latency flag is set high. This is due to the access time of the (-12) part relative to the bus speed. If a CAS latency of 2 was used, the part may not drive data onto the bus in time for the read cycle to complete.

RowCharge	1
TimeRCD	001
TimeRC	0110
TimeRP	010
CAS3Latency	1
BootAddress	000110000
NumberBanks	10
RefreshCount	01000001
TimeRASMin	001
DeadCycle	1
BankDelay	000
Burst1Cycle	1
SDRAM	0

Table 4.266MHz/NEC SGRAM (-12)/total SGRAM 6MB

The following values are recommended for a PERMEDIA system running with an MClk of 66MHz and using NEC SGRAM (-10) parts. The total SGRAM size is 8MB.


RowCharge	1	
TimeRCD	001	
TimeRC	0110	
TimeRP	001	
CAS3Latency	0	
BootAddress	000010000	
NumberBanks	11	
RefreshCount	01000001	
TimeRASMin	001	
DeadCycle	1	
BankDelay	000	
Burst1Cycle	1	
SDRAM	0	


 Table 4.3
 66MHz/NEC SGRAM (-10)/total SGRAM 8MB

4.3 Timing Diagrams


The following timing diagrams show specific operations of the memory controller.

4.3.1 Single Read with Precharge







4.3.2 Multiple Reads to Same Bank




4.3.3 Single Write with Precharge




4.3.4 Multiple Writes to Same Bank




4.3.5 Refresh Followed by Access




4.3.6 Multiple Reads From Different Banks




4.3.7 RAS Minimum Access Timing



4.3.8 Mask Load Followed by Masked Write



4.3.9 Read Followed by Write - No Dead Cycle



4.3.10 Read Followed by Write - With Dead Cycle

5. Video Unit and RAMDAC

The video unit and RAMDAC should be configured to display the framebuffer data with the format, resolution, and refresh frequency required.

5.1 Using the Video Unit

The diagram below shows the parameters that are used to control the display of images generated by the graphics processor. Any images generated by the SVGA unit are displayed by the SVGA which should be programmed in accordance with normal SVGA practice.




Figure 5.1 Video Timing Parameters

5.2 Example Timing Values

5.2.1 Timing Values for 640x480 16 BPP 75Hz

Parameter	Hex	Decimal
HTotal	000001A3	419
HsStart	8000000	8
HsEnd	0000028	40
HbEnd	0000064	100
HgEnd	00000064	100
VTotal	000001F3	499
VsStart	0000000	0
VsEnd	0000003	3
VbEnd	00000014	20
ScreenStride	000000A0	160
ScreenBase	0000000	0
VideoControl	00000029	41

5.2.2 Timing Values for 800x600 32 BPP 75Hz

Parameter	Hex	Decimal
HTotal	0000041F	1055
HsStart	0000010	16
HsEnd	0000060	96
HbEnd	00000100	256
HgEnd	00000100	256
VTotal	00000270	624
VsStart	0000000	0
VsEnd	0000003	3
VbEnd	0000019	25
ScreenStride	00000190	400
ScreenBase	0000000	0
VideoControl	0000029	41

5.3 Display Data Channel

The DDC interface allows PERMEDIA to read timing information from a compatible monitor. Both DDC1 and DDC2 protocols are supported.

For DDC1, the data is read one bit at a time, and is clocked from the monitor by the vertical sync signal. The vertical sync should be controlled directly from software using the video configuration register.

Vertical sync should be driven high and the data will become valid 30 microseconds later; when the data has been read the vertical sync should be driven low for at least 20 microseconds before it is driven high again. Accurate timing can be derived from the counter in the memory controller register group.

For DDC2, an I2C bus interface is used. For details on using this see the appropriate section in this manual.

5.4 RAMDAC

The RAMDAC registers are either accessed directly or indirectly. The tables below show the direct and the indirect registers. The direct registers are accessed by reading or writing the appropriate offset. The indirect registers are accessed by writing their respective index to the Index Register (offset 00h) and, then, either reading or writing from the Indexed Data Register (offset 0Ah). For example, if Color Mode register is to be written value A5h, first write 18h at offset 00h, then write A5h at offset 0Ah.

Offset	Mod	
(hex)	е	
00	R/W	Palette/Cursor RAM Write Address Register
01	R/W	Palette RAM Data Register
02	R/W	Pixel Read Mask
03	R/W	Palette/Cursor RAM Read Address Register
04	R/W	Cursor Color Address Register
05	R/W	Cursor Color Data Register
06		Reserved
07		Reserved
08		Reserved
09		Reserved
0A	R/W	Indexed Data Register
0B	R/W	Cursor RAM Data Register
0C	R/W	Cursor Position X LSB
0D	R/W	Cursor Position X MSB
0E	R/W	Cursor Position Y LSB
0F	R/W	Cursor Position Y MSB

Index (hex)	Mod		
× ,	е		
00 - 05		Reserved	
06	R/W	Cursor Control Register (CR)	
07 - 17		Reserved	
18	R/W	Color Mode Register (CMR)	
19	R/W	Mode Control Register (MDCR)	
1A - 1B		Reserved	
1C	R/W	Palette Page Register	
1D		Reserved	
1E	R/W	Miscellaneous Control Register (MCR)	
1F		Reserved	
20	W	Pixel Clock Program Register A1	
21	W	Pixel Clock Program Register A2	
22	W	Pixel Clock Program Register A3	
23	W	Pixel Clock Program Register B1	
24	W	Pixel Clock Program Register B2	
25	W	Pixel Clock Program Register B3	
26	W	Pixel Clock Program Register C1	
27	W	Pixel Clock Program Register C2	
28	W	Pixel Clock Program Register C3	
29	R	Pixel Clock Status Register	
2A - 2F		Reserved	
30	W	Memory Clock Program Register 1	
31	W	Memory Clock Program Register 2	
32	W	Memory Clock Program Register 3	
33	R	Memory Clock Status Register	
34 - 3F		Reserved	
40	R/W	Color Key Control Register	
41	R/W	Color Key Overlay Value	
42	R/W	Color Key Red Value	
43	R/W	Color Key Green Value	
44	R/W	Color Key Blue Value	
45 - FF	R/W	Reserved	

 Table 5.2
 Indirect Register Map

5.5 Color Palette RAM

The color palette RAM is addressed by an internal 8-bit address register for writing and reading the RAM. This register is automatically incremented following a RAM transfer, allowing the entire palette to be accessed with one write to the address register. When the address register increments beyond the last location in the RAM it is reset to the first location.

The color palette RAM is 8 bits wide for each color component even when 6-bit mode is chosen. If 6-bit mode is chosen and the color data is written into the palette, the 6 LSB bits will be shifted to the 6 MSB positions and the 2 LSBs filled with 0's. In addition, if they are read back in the 6 bit mode, the 6 MSB bits will be shifted to the 6 LSB positions and the 2 MSBs filled with 0's.

To load the color palette, the CPU first writes to the palette RAM write address register (Direct register: 00h) with the index of the first entry to be modified. The selected palette RAM location is loaded a byte at a time by writing a sequence of three bytes (red, green and blue) to the palette RAM data register (Direct register: 01h). After the blue write cycle, the palette RAM address register increments to the next location.

To read from the color palette, the CPU first writes to the palette read address register (Direct register: 03h) with the index of the entry to be read. Three successive reads from the palette RAM data register supplies red, green, and blue color data for the specified location. Following the blue read cycle, the address register is incremented.

The read-mask register (Direct register: 02h) is an 8-bit register used to enable or disable a bit plane from addressing the color-palette RAM in the SVGA mode. Each palette address bit is logically ANDed with the corresponding bit from the read-mask register before going to the palette page register and addressing the palette RAM

5.6 Cursor Color Registers

The registers for the three cursor colors are accessed through the direct register map. See table below for the use of the cursor colors.

The cursor color address register (Direct register: 04h) must be initialized before writing to the cursor color data register. The lower two bits of this register select one of the four cursor color registers according to the table below. The selected 24-bit cursor color register is loaded a byte at a time by writing a sequence of three bytes (red, green and blue) to the cursor color data register (Direct register: 05h). After the blue byte is written, the cursor color address register increments to the next color. All three colors (plus the unused color) may be loaded with a single write to the cursor color address followed by 12 consecutive writes to the cursor color data register.

Reading is handled in a similar manner by first loading the address register, then reading from the data register. After the blue byte is read, the cursor color address register is incremented to the next color. All four colors may be read with a single write to the cursor color address register followed by 12 consecutive reads of the cursor color data register.

Bit 1	Bit 0	REGISTER
0	0	Unused color
0	1	Cursor color 0
1	0	Cursor color 1
1	1	Cursor color 2

Table 5.3 Cursor Color Register Address Format

5.6.1 Three-Color Cursor

Cursor Control Register, bits 1 and 0 specify whether the XGA mode, or X-Windows mode, or 3-color mode, is used to interpret the cursor information stored in planes 0 and 1 of the cursor RAM. The relationship of cursor color modes and cursor RAM contents to the cursor appearance is shown in the table below.

Cursor	⁻ RAM			
Plane 1	Plane 0	3 Color	XGA Mode	X Windows Mode
0	0	Transparent	Cursor color 0	Transparent
0	1	Cursor color 0	Cursor color 1	Transparent
1	0	Cursor color 1	Transparent	Cursor color 0
1	1	Cursor color 2	Complement	Cursor color 1

Table 5.4 Cursor Color Selection Modes

- Notes: 1. Cursor color 0, 1, and 2 are set by writing to the cursor color registers.
 - 2. Transparent: The underlying pixel color is displayed.
 - 3. Complement: The ones complement of the underlying pixel color is displayed.

5.7 Cursor RAM

The cursor RAM can be written to using the following procedure. First, Cursor Control Register (CR) bits 3 and 2 are set to the top two bits of the RAM address. Next, Cursor RAM Write Address Register (Direct register 00h) is loaded with the bottom eight bits of the address. Then the cursor data can be written to the Cursor RAM Data Register (Direct register 0Bh). Each time the Cursor RAM Data Register is written, the Cursor RAM Write Address Register is automatically incremented. The increment is also carried through to CR[3:4] so that the whole cursor RAM can be written to with one write to the Cursor RAM Data Register followed by multiple writes to the Cursor RAM Data Register.

The cursor RAM can be read from using the same procedure, but reading from the data register instead of writing to it.




Figure 5.2 Cursor Plane 0




Figure 5.3 Cursor Plane 1

The cursor may be configured to hold four 32x32 cursors, in which case the cursor RAM is divided as follows:

Byte 000

Cursor 1	Cursor 2
Cursor 3	Cursor 4

Byte 1FF

Byte 200

Cursor 1	Cursor 2
----------	----------





Figure 5.5 Cursor RAM Division Plane 1

5.8 Cursor Positioning

The cursor position (x,y) registers are used to position the cursor on the display screen. The cursor position (x,y) registers specify the location of the bottom right corner on the display screen relative to the end of the internal blank signal. The diagram below shows the orientation of the x,y coordinates for positioning the cursor.



CURSOR POSITION (X,Y) = SCREEN (X,Y) WHERE CURSOR (0,0) IS LOCATED + (64,64)

Figure 5.6 Cursor-Positioning

5.9 PLL Programming

Detailed PLL programming information for PERMEDIA can be found in Appendix ???? titled "PLL Programming Application Note".

5.9.1 DClk Programming

DClk (or Dot Clock) is used to control the operation of the video output from the RAMDAC, and must be set to a frequency suitable for the display resolution and refresh rate. There are three sets of registers used to control its frequency: A, B, and C. Only one of them can be selected at a time. The selection is controlled by the VClkCtl register (bits 1 and 0) located at offset 0000.0040h of Region Zero.

Note: There is a maximum DClk frequency defined in section 8.3.1.

The output frequency is defined by:

DClk frequency = $M[7:0] / N[7:0] / (2^{P}[2:0]) *$ Frequency of reference clock

M, N, and P are fields in the PLL control registers described in section 3. The power-on default values program the PLL as follows assuming the external crystal frequency is 14.31818MHz:

Register A	-	25.06 MHz
Register B	-	28.64 MHz
Register C	-	PLL Off

5.9.2 MClk Programming

clock

The MClk (or Memory Clock) is used to control the operation of the graphics processor and the SGRAM memory. It is usually set to the highest frequency compatible with the timings of the memory parts fitted

Note: There is a maximum MClk frequency defined in section 8.3.1.

The output frequency is defined by:

MClk frequency = M[7:0] / N[7:0] / $(2^{P}[2:0])$ * Frequency of reference

The power-on default frequency is 50.11 MHz with a 14.31818MHz crystal.

6. Video Streams Unit

The Video Streams Unit transfers digital video data to and from the local memory. There are two separate streams, Stream A for input and Stream B for output. The unit also supports a General Purpose parallel bus, a serial bus, and an external ROM. These functions share the same pins, so only certain combinations are possible.

Mode	Video Stream A	Video Stream B	GPBus	ROM	Notes
0	Disabled	Disabled	Disabled	Enabled	ROM access
1	Enabled	Disabled	Enabled	Disabled	MPEG data to decoder via GP bus, decoded video into input port.
2	Disabled	Enabled	Disabled	Disabled	Wide output 16 bit.
3	Enabled	Enabled	Disabled	Disabled	Simultaneous input and output, program decoder and encoder through I2C.
4	Enabled	Disabled	Disabled	Disabled	Wide input 16 bit.
57	Disabled	Disabled	Disabled	Enabled	Default to mode 0.

Table 6.1 Possible Function Combinations

The pins change their meaning depending on the mode that the unit is in.

Pin Name	Mode0	Mode1	Mode2	Mode3	Mode4
VSAData[7]	ROMAddr[15]	VSAData[7]	VSBData[15]	VSAData[7]	VSAData[7]

VSCtl[2]	ROMAddr[2]	GPAddr[2]	VSBVActive	VSBVActive	VSBVActive
VSCtl[1]	ROMAddr[1]	GPAddr[1]	VSAField	VSAField	VSAField
VSCtl[0]	ROMAddr[0]	GPAddr[0]	VSBField	VSBField	VSBField
VSAClk	VSACIk	VSACIk	VSAClk	VSAClk	VSAClk
VSBClk	VSBClk	VSBClk	VSBClk	VSBClk	VSBClk
VSAResetN	VSAReset	VSAReset	VSAReset	VSAReset	VSAReset
VSBResetN	VSBReset	VSBReset	VSBReset	VSBReset	VSBReset
VSGPChipSelectN	GPChipSelect	GPChipSelect	GPChipSele	GPChipSele	GPChipSele
			ct	ct	ct
VSGPDataStrobe	GPDataStrobe	GPDataStrobe	GPDataStro	GPDataStro	GPDataStro
N			be	be	be
VSGPReadWriteN	GPReadWrite	GPReadWrite	GPReadWrit	GPReadWrit	GPReadWrit
			е	е	е
VSGPDataAckN	GPDataAck	GPDataAck	GPDataAck	GPDataAck	GPDataAck
ROMSelectN	ROMSelect	ROMSelect	ROMSelect	ROMSelect	ROMSelect
ROMWEN	ROMWE	ROMWE	ROMWE	ROMWE	ROMWE
SBClk	SBClk	SBClk	SBClk	SBClk	SBClk
SBData	SBData	SBData	SBData	SBData	SBData

Table 6.2Pin Mode Name

The different modes are controlled through the VSConfiguration register Unit Mode field. The ROM mode is also enabled by an access to the ROM address space and overrides the current setting; when the mode is changed like this it does not revert to its original state after the ROM access completes. When either video stream A or video stream B is disabled, the corresponding reset is asserted.

Stream A and Stream B use externally generated horizontal and vertical timing signals to control the transfer of data. The video streams unit is always a slave and does not generate it's own timing controls or clocks.

6.1 Stream A

Video Stream A (VSA) is for input only. It accepts YUV422 data, down sizes as required, and writes it to memory. Downsizing is always by a power of 2 (1:1, 1:2, 1:4, 1:8), with independent control in X and Y. Scaling in X includes an averaging filter, scaling in Y discards data. There is also independent control for mirroring in X and Y. Input data may in the order YUYV or UYVY.

The video input is double or triple buffered through 2 or 3 address registers. The index which selects the address register to use is automatically updated after every field (or frame if the data is not interlaced or the fields are being combined). Synchronization is handled by comparing the automatically generated index against the value set in the VSAVideoAddressHost register. This is controlled by the CPU, and the value in it represents the buffer being read from or written to by the CPU. The corresponding register VSAVideoAddressIndex shows which buffer the VSA interface is using.

The VSA interface increments the index after each frame, but will not overtake the host register, so it will not increment to become equal to the register. The host register is reset to 2 and VSA register to zero. There are two index registers, one for video and the other for VBI data. Alternatively, the VSA unit can be locked to the VSB unit for playing video directly without host intervention. This is done by setting the LockToStreamB bit in the VSAControl register.

The input video control is a slave to the video source. The HRef, VRef, and VActive signals are generated by the source and used to control the operation of the interface. The VRef signal is used to mark the start of a frame, which involves moving to the next base address and resetting the line counter. HRef marks the start of a line, which moving the address generator to the next line.

Vertical Blank Interval (VBI) data may be extracted and stored to a different part of memory. The current line count is compared against start and end values for the VBI data, and if the test passes the video stream is treated as VBI data which will not be scaled or mirrored.

Both VBI and video data are restricted to specified active regions of the field. The active regions are defined by a set of registers. The video data is also qualified by the VActive signal; to input data the video must be within the active region and have VActive asserted. VBI data may optionally use VActive to condition its input. If the VActive signal is not used, it should be tied permanently active.




Figure 6.1 Video Stream A Timing

Tvsa1	Delay VSCtl[1,5,6,7],VSAData, VSBData driven to VSAResetN deasserted
Tvsa2	Delay VSAResetN asserted to VSCtl[1,5,6,7],VSAData, VSBData high-Z
Tvsa3	Input hold time for VSCtl[1,5,6,7]
Tvsa4	Input setup time for VSCtl[1,5,6,7]
Tvsa5	Input hold time for VSAData, VSBData
Tvsa6	Input setup time for VSAData, VSBData

Table 6.3	Video Stream	A Timing
-----------	--------------	----------

6.1.1 Programming Stream A

The way the Stream A is programmed depends on the type of external hardware supplying the data, and the format of the data. The first step in programming the unit is to set the hardware specific controls in the VSConfiguration register.

The polarity of the timing control signals should be set. If the field signal is available it should be enabled; if there is no field signal and the video is interlaced the VRef timing is used to distinguish between odd and even fields. There is a separate control that specifies that the VRef timing has correct interlace timings (InterlaceA). If the VBI data is to be gated by the VActive signal the bit VActiveVBIA should be enabled. Finally, if the order of the data is UYVY (instead of YUYV) the ReverseData bit should be enabled.

When VSConfiguration has been set, VSAControl should be set. In particular, the video and VBI data should enabled as required; if either of these are not enabled, the corresponding data is discarded. The BufferCtl bit specifies how many buffers will be available for stream. Double buffering saves memory, but triple buffering is required if the input video needs to be genlocked to the monitor refresh rate. Note that single buffering is possible by setting all the address registers to the same value.

Scaling and mirroring of the data may be enabled, and there is also the option to discard either of the fields in an interlaced frame. If the video is interlaced then two fields will be combined into one if the CombineFields bit is set. In this situation the unit will move to the next buffer after two fields have been received. If this bit is not set the unit will move to the next buffer after every field.

There are a set of registers which define the size and layout of the data in memory. These consist of three address registers and stride which specifies the how for to move through memory between scanlines. A further set of registers defines the valid period of the data stream. Separate registers are available for video and VBI data. When allocating buffers in memory care should be taken to make sure they are large enough. If the incoming video is interlaced and being combined enough memory for a full frame must be allocated; if interlaced video is not combined each buffer only needs half the space. The status register holds information about the state of Stream A. If the unit has been configured to expect interlace video and it receives an invalid sequence of fields it will set the InvalidInterlace bit in the VSStatus register and optionally generate an interrupt. The status register also reports the type of the last three fields so that the current field type can be detected and the cause of an invalid status determined.

The status register may also report a FIFO overflow, which may also result in an error interrupt. The FIFO parameters are set by the VSAFifoControl register, and should be adjusted for optimum performance. If the setting is incorrect and does not allow a sufficiently high bandwidth into local memory the FIFO may overflow and the error reported.

6.2 Stream B

Video Stream B (VSB) is for output only. It outputs YUV422 or RGB data, and can convert from RGB to YUV with gamma correction. Data may be either YUYV or UYVY (or RGB or BGR). The RGB data is 16 bits, with 5 bits of red and blue, and 6 bits of green. The data read from memory may be in any of the color formats supported by the graphics core.

The video output is double or triple buffered through 2 or 3 address registers. The index which selects the address register to use is automatically updated after every field (or frame if the data is not interlaced or the fields are being combined). Synchronization is handled by comparing the automatically generated index against the value set in the VSBVideoAddressHost register. This is controlled by the CPU, and the value in it represents the buffer being read from or written to by the CPU. The corresponding register VSBVideoAddressIndex shows which buffer the VSB interface is using.

The VSB interface increments the index after each frame, but will not overtake the host register, so it will not increment to become equal to the register. The host register is reset to 0 and VSA register to two. There are two index registers, one for video and the other for VBI data. Alternatively, the VSB unit can be locked to the VSA unit for playing video directly without host intervention. This is done by setting the LockToStreamA bit in the VSBControl register.

The input video control is a slave to the video source. The HRef, VRef, and VActive signals are generated by the source and used to control the operation of the interface. The VRef signal is used to mark the start of a frame, which involves moving to the next base address and resetting the line counter. HRef marks the start of a line, which moving the address generator to the next line.

Vertical Blank Interval (VBI) data may be taken from a different part of memory. The current line count is compared against start and end values for the VBI data, and if the test passes the video stream is treated as VBI data which will not be formatted or gamma corrected or converted to YUV.

Both VBI and video data are restricted to specified active regions of the field. The active regions are defined by a set of registers. The video data is also qualified by the VActive signal; to input data the video must be within the active region and have VActive asserted. VBI data may optionally use VActive to condition its input. If the VActive signal is not used, it should be tied permanently active.




Figure 6.2 Video Stream B Timing

vsb1	Delay VSCtl[0,2,3,4] driven to VSBResetN deasserted
vsb2	Delay VSBResetN asserted to VSCtl[0,2,3,4] high-Z
vsb3	Input hold time for VSCtl[0,3,4]
vsb4	Input setup time for VSCtl[0,3,4]
vsb5	Input hold time for VSCtI[2]
vsb6	Input setup time for VSCtI[2]
vsb7	Output valid time from rising VSBClk to VSAData
vsb8	Output valid time from rising VSBClk to VSBData
vsb9	Output valid time from falling VSBClk to VSBData
vsb5 vsb6 vsb7 vsb8	Input hold time for VSCtI[2] Input setup time for VSCtI[2] Output valid time from rising VSBClk to VSAData Output valid time from rising VSBClk to VSBData

Table 6.4 Video Stream B Status

6.2.1 Programming Stream B

The way the Stream B is programmed depends on the type of external hardware using the data, and the format of the data. The first step in programming the unit is to set the hardware specific controls in the VSConfiguration register.

The polarity of the timing control signals should be set. If the field signal is available it should be enabled; if there is no field signal and the video is interlaced the VRef timing is used to distinguish between odd and even fields.

There is a separate control that specifies that the VRef timing has correct interlace timings (InterlaceB). If the VBI data is to be gated by the VActive signal the bit VActiveVBIA should be enabled.

If the output data should be YUV422 the color space conversion should be enabled. If data is required to be transferred on both clock edges DoubleEdgeB should be enabled. Finally, if the order of the data is UYVY (instead of YUYV) the ReverseData bit should be enabled.

When VSConfiguration has been set, VSBControl should be set. In particular, the video and VBI data should enabled as required; if either of these are not enabled, the corresponding data is discarded. The BufferCtl bit specifies how many buffers will be available for stream. Double buffering saves memory, but triple buffering is required if the input video needs to be genlocked to the monitor refresh rate. Note that single buffering is possible by setting all the address registers to the same value. If CombineFields is set both fields of an interlaced frame are assumed to come from the same buffer, and both will be output before moving on to the next buffer.

The color format must be set to match the format of the data in the local memory.

			Internal Color Channels			
ColorForm at	RGB	Name	R/Y	G/U	B/V	A
0	0	8:8:8	8@0	8@8	8@16	8@24
1	0	5:5:5:1Front	5@0	5@5	5@10	1@15
2	0	4:4:4:4	4@0	4@4	4@8	4@12
5	0	3:3:2Front	3@0	3@3	2@6	0
6	0	3:3:2Back	3@8	3@11	2@14	0
9	0	2:3:2:1Front	2@0	3@2	2@5	1@7
10	0	2:3:2:1Back	2@8	3@10	2@13	1@15
11	0	2:3:2FrontOff	2@0	3@2	2@5	0
12	0	2:3:2BackOff	2@8	3@10	2@13	0
13	0	5:5:5:1Back	5@16	5@21	5@26	1@31
16	0	5:6:5Front	5@0	6@5	5@11	0
17	0	5:6:5Back	5@16	6@21	5@27	0
19	0	YUV422	8@0	8@8	8@8	0
0	1	8:8:8	8@16	8@8	8@0	8@24
1	1	5:5:5:1Front	5@10	5@5	5@0	1@15
2	1	4:4:4:4	4@8	4@4	4@0	4@12
5	1	3:3:2Front	3@5	3@2	2@0	0
6	1	3:3:2Back	3@13	3@10	2@8	0
9	1	2:3:2:1Front	2@5	3@2	2@0	1@7
10	1	2:3:2:1Back	2@13	3@10	2@8	1@15
11	1	2:3:2FrontOff	2@5	3@2	2@0	0
12	1	2:3:2BackOff	2@13	3@10	2@8	0
13	1	5:5:5:1Back	5@26	5@21	5@16	1@31
16	1	5:6:5Front	5@11	6@5	5@0	0
17	1	5:6:5Back	5@27	6@21	5@16	0
19	1	YUV422	8@8	8@0	8@0	0

Table 6.5 Component Bit Position Formats

The offset modes have 64 subtracted from them before the components are separated. The individual color components (R, G and B) are formed, optionally gamma corrected and converted to YUV.

There are a set of registers which define the size and layout of the data in memory. These consist of three address registers and stride which specifies the how for to move through memory between scanlines. A further set of registers defines the valid period of the data stream. Separate registers are available for video and VBI data. When allocating buffers in memory care should be taken to make sure they are large enough. If the incoming video is interlaced and being combined enough memory for a full frame must be allocated; if interlaced video is not combined each buffer only needs half the space.

The status register holds information about the state of Stream B. If the unit has been configured to expect interlace video and it receives an invalid sequence of fields it will set the InvalidInterlace bit in the VSStatus register and optionally generate an interrupt. The status register also reports the type of the last three fields so that the current field type can be detected and the cause of an invalid status determined.


The status register may also report a FIFO underflow, which may also result in an error interrupt. The FIFO parameters are set by the VSBFifoControl register, and should be adjusted for optimum performance. If the setting is incorrect and does not allow a sufficiently high bandwidth into local memory the FIFO may underflow and the error reported.

6.3 General Purpose Bus


The GPBus is available in mode 1. Two different bus protocols are supported, Mode A and Mode B. Which mode is used is set in the VSConfiguration register. The different modes have different timings and different signals.

External Name	Mode A Name	Mode B Name
VSBData[70]	GPData	GPData
VSCtl[30]	GPAddr	GPAddr
VSGPChipSelect N	GPChipSelect	GPChipSelect
VSGPDataStrobe N	GPDataStrobe	GPRead
VSGPReadWrite N	GPReadWrite	GPWrite
VSGPDataAckN	GPDataAck	GPReady


Table 6.6Mode A and BPin Sharing
















Figure 6.6 General Purpose Bus Mode B Read

Tgpa1	VSGPReadWriteN,VSCtl[3:0],VSBData setup to VSGPDataStrobeN asserted.
Tgpa2	Delay from VSGPDataStrobeN asserted to VSGPDataAckN asserted.
Tgpa3	VSGPReadWriteN,VSCtl[3:0],VSBData hold from VSGPDataStrobeN deasserted.
Tgpa4	Delay from VSGPDataAckN asserted to VSGPDataStrobeN deasserted.
Tgpa5	Delay from VSGPDataStrobeN deasserted to VSGPDataAckN deasserted.
Tgpa6	Delay from VSGPDataAckN deasserted to VSGPDataStrobeN asserted.
Tgpa7	Read data setup to VSGPDataAckN asserted.
Tgpa8	Read data hold from VSGPDataAckN deasserted.

Table 6.7General Purpose Bus Mode Status

6.4 Serial Bus

The serial bus in the Video Streams unit follows the I2C bus protocol.

PERMEDIA has two serial bus interfaces, one in the video unit for connecting to a monitor, and one in the video streams unit for connecting to an external device such as a TV encoder or decoder. Both buses are controlled in the same way, with the I2C bus protocol being driven by the CPU. This section assumes an understanding of the I2C protocols.

In situations where PERMEDIA is the only master device on the I2C bus, only the DataIn, ClkIn, DataOut, and ClkOut bits in the registers need to be used. The data level is set by the DataOut bit, and the clock line strobed by the ClockOut bit. The ClockIn bit should be checked in case a slave device inserts wait states


by holding the clock line low. Data returned from the slave is available from the DataIn bit.

If there are multiple masters on the bus a start condition can be detected and reported by an interrupt. When data is transferred it is latched in the registers as LatchedData, and the DataValid bit set. When receiving data from another master it is likely that wait states will need to be inserted. This is done by setting the Wait bit to enable which causes wait states to be inserted until the register is next read. If the register is read with the DataValid bit set, the data should be used as the bus will have been released to move onto the next transfer. When the bus passes through a stop condition, the Stop bit is set.

6.5 ROM

A ROM access takes over the video stream unit, forces Stream A and Stream B into reset, and disables the GP bus. When the access has completed the video streams remain in reset and must be explicitly released before they can be used.

The ROM is accessed immediately after reset to load chip configuration data which is passed directly to the PCI bus interface.





Tromw1	ROMWeN pulse width
Tromw2	Address setup to ROMWeN asserted
Tromw3	Address hold from ROMWeN deasserted
Tromw4	Write data setup to ROMWeN asserted
Tromw5	Write data hold from ROMWeN deasserted






Figure 6.8 ROM Read

Tromr 1	ROMSelectN pulse width
Tromr 2	Address setup to ROMSelectN asserted
Tromr 3	Address hold from ROMSelectN deasserted
Tromr 4	Delay ROMSelectN asserted to read data valid
Tromr 5	Delay ROMSelectN deasserted to read data high-Z

Table 6.9RO M Read Status

7. Reset Control

7.1 Reset Control

At reset certain signal pins are read and the values present (due to pull-ups or pull-downs) are used to initialize bits of particular registers.

Name	Pin	Description			
ShortReset	VSAData[0]	1 = use short reset			
PCIMaxLat1	VSAData[1]	bit 7 of PCI max latency register			
PCIMaxLat0	VSAData[2]	bit 6 of PCI max latency register			
PCIMinGnt1	VSAData[3]	bit 7 of PCI min grant register			
PCIMinGnt0	VSAData[4]	bit 6 of PCI min grant register			
BaseClassZero	VSAData[5]	1 = base class is zero			
VgaEnable	VSAData[6]	1 = SVGA present			
VgaFixed	VSAData[7]	1 = enable SVGA fixed address			
AGPCapable	VSBData[0]	1 = AGP Capable			
SBACapable	VSBData[1]	1 = Sideband Address Capable			
RetryDisable	VSBData[2]	1 = PCIRetrys disabled			
SCIkSel0	VSBData[3]	Clock source for Delta setup unit			
SClkSel1	VSBData[4]	Clock source for Delta setup unit			
SubsystemFromRo	VSBData[5]	1 = load subsystem data from at			
m		reset			

The SCIk select pins are encoded as follows:

SClk1	SClk	Frequenc
	0	у
0	0	PClk
0	1	PClk/2
1	0	MClk
1	1	MClk/2

Additionally there is a hard configuration pin:

Name	Pin	Description
PCICIk66	PCICIkSe	0 = upto 33MHz
	I	1 = 66MHz

8. Electrical Characteristics

8.1 Absolute Maximum Ratings

Junction Temperature	125°C
Storage Temperature	-65°C to 150°C
VDD DC Supply Voltage	3.8V
VCC DC Supply Voltage	5V
I/O Pin Voltage with respect to GND	-0.5V to VDD + 0.3V
I/O Pin Voltage with respect to GND	-0.5V to VCC + 0.5V

8.2 DC Specifications

Symbol	Parameter	Min	Max	Unit
VDD	/DD Supply Voltage 3.0		3.6	V
VCC	Supply Voltage	4.75	5.25	V
LPIN	Pin Inductance		18.4	nH
ICC (3V)	Power Supply Current		1	А
ICC (5V)	Power Supply Current		TBD	mA

8.2.1 PCI Signal DC Specifications

				1
Symbol	Parameter	Min	Max	Unit
VPIL	Input Low Voltage		0.8	V
VPIH	Input High Voltage	2.0		V
VPOL	Output Low Voltage		0.5	V
VPOH	Output High Voltage	2.4		V
IPIL	Input Low Current		-20	uA
IPIH	Input High Current		+20	uA
C _{PIN}	Input Capacitance		10	pF
CCLK	PCI Clock Input Capacitance		10	pF
CIDSEL	PCI Idsel Input Capacitance		8	pF

Symbol	Parameter	Min	Max	Unit
VIL	Input Low Voltage		0.8	V
VIH	Input High Voltage	2.0		V
VOL	Output Low Voltage		0.5	V
VOH	Output High Voltage	2.4		V
١	Input Low Current		1	uA
IIН	Input High Current		1	uA
IIHPD	Pulldown Input High Current		250	uA
IILPU	Pullup Input Low Current		250	uA
CIN	Input Capacitance		10	pF

8.2.2 Non-PCI Signal DC Specifications

8.3 AC Specifications

Pin Name	Capacitive Load
MADD[9:0].	80pF
PCIAD[31:0], PCICBEN[3:0], PCIPar, PCIFrameN, PCIIRdyN,	50pF in PCI 33
PCITRdyN,	system 10pF in
PCIStopN, PCIIdsel, PCIDevselN, PCIReqN, PCIGntN,	AGP system
PCIIntAN ,AGPPipeN, AGPRbfN, AGPSBA[7:0],	
MBANK[3:0], MBYTE[7:0], MCAS[1:0], MDSF[1:0], MEMCKE,	50pF
MEMCKOUT[1:0], MRAS[1:0], MWE[1:0]. VidDDCClk,	
VidDDCData, VidRightEye, VidHSYNC,	
VidVSYNC,VSAResetN,VSBResetN	
MDAT[63:0].	40pF
ROMSelectN, ROMWEN, SBClk, SBData, VSAData[7:0],	30pF
VSBData[7:0], VSCtl[7:0], VSGPChipSelectN, VSGPDataAckN,	
VSGPDataStrobeN, VSGPReadWriteN.	

8.3.1 Clock Timing

•••••	3				
Symbol	Parameter	Min	Max	Units	Notes
TPCyc	PCICIk Cycle Time	15	-	ns	
TPHigh	PCIClk High Time	-	-	ns	
TSLow	PCICIk Low Time	-	-	ns	
T _{MCyc}	MClk Cycle Time	12	-	ns	
TMHigh	MClk High Time	-	-	ns	
T _{MLow}	MCIk Low Time	-	-	ns	
T _{SCyc}	SClkin Cycle Time	24	-	ns	
TSHigh	SClkin High Time	8	-	ns	
T _{SLow}	SClkin Low Time	8	-	ns	
TDCyc	DClk Cycle Time	4.3	-	ns	
TDHigh	DClk High Time	-	-	ns	
TDLow	DClk Low Time	-	-	ns	




Figure 8.1 Input Timing Parameters




Figure 8.2 Output Timing Parameters

8.3.2 PCI Clock Referenced Input Timing

Parameter	T _{Su} Min	T _H Min	Units	Notes
PCIAD(31:0), PCICBEN(3:0), PCIPar, PCIFrameN, PCIIRdyN, PCITRdyN, PCIStopN, PCIIdsel, PCIDevselN	5	0	ns	
PCIGntN	5	0	ns	
PCIRstN	7	0	ns	1

Note: PCIRstN is resynchronised internally. The timings given, when met, ensure that the reset is detected in the current cycle.

8.3.3 PCI -Referenced Output Timing

	T _{Val}		TOn		TOff			
Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
PCIAD(31:0), PCICBEN(3:0), PCIPar,	2	11	2	11	2	11	ns	
PCIFrameN, PCIIRdyN, PCITRdyN, PCIStopN, PCIIdsel, PCIDevselN								
PCIReqN	2	12					ns	

Note: Timings given are for falling edges of the open drain signal. Rise times are dependent on the external pull-up resistor.

8.3.4 AGP Referenced Output Timing

	TVal		TOn		TOff			
Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
PCIAD(31:0), PCICBEN(3:0), PCIPar,	1.5	6	1.5	6	1.0	14	ns	
PCIFrameN, PCIIRdyN, PCITRdyN, PCIStopN, PCIIdsel, PCIDevselN								
PCIReqN	1.5	6					ns	

Note: Timings given are for falling edges of the open drain signal. Rise times are dependent on the external pull-up resistor.

8.3.5 MEMCKOUT Referenced Input Timing

All timings below are with respect to MEMCKOUT, which is a delayed version of MClk.

Parameter	T _{Su} Min	T _H Min	Units	Notes
MDAT[63:0]	1	3	ns	

8.3.6 MEMCKOUT Referenced Output Timing

All timings below are with respect to MEMCKOUT, which is a delayed version of MClk.

	TVal		TOn		TOff			
Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
All memory control, data and address lines		12.5					ns	

8.3.7 Video Stream A Timing

	Min	Max	Unit	Notes
Tvsa1	1		PClk	
Tvsa2		RomPuls	PClk	1
		е		
Tvsa3	2		ns	
Tvsa4	1		ns	
Tvsa5	2		ns	
Tvsa6	1		ns	

Note: RomPulse refers to field of VSConfiguration register.

8.3.8 Video Stream B Timing

	Min	Max	Unit	Note
				S
Tvsb1	1		PClk	
Tvsb2		RomPuls	PClk	1
		е		
Tvsb3	2		ns	
Tvsb4	1		ns	
Tvsb5	0		ns	
Tvsb6	7		ns	
Tvsb7	3	13	ns	
Tvsb8	3	10	ns	
Tvsb9	3	10.5	ns	

Note: RomPulse refers to field of VSConfiguration register.

8.3.9 General Purpose Bus A Timing

	Min	Max	Unit	Note
Tgpa1	1		PClk	
Tgpa2	0	13020	ns	
Tgpa3	1		PClk	
Tgpa4	60	103	ns	
Tgpa5	0	0	ns	
Tgpa6	1		PClk	
Tgpa7	0		ns	
Tgpa8	0		ns	

	MIN	MAX	Unit	Note
				S
Tgpb1	1		PClk	
Tgpb2	1		PClk	
Tgpb3		30	ns	
Tgpb4	1		PClk	
Tgpb5	1		PClk	
Tgpb6	0		ns	
Tgpb7	45		ns	
Tgpb8	0		ns	
Tgpb9	0	3	PClk	
Tgpb1	60	103	ns	
0				
Tgpb1	75		ns	
1				

8.3.10 General Purpose Bus B Timing

8.3.11 ROM Write Timing

	Nominal	Unit	Note
Tromw	RomPulse +	PClk	1
1	1		
Tromw	RomPulse +	PClk	1
2	1		
Tromw	RomPulse +	PClk	1
3	1		
Tromw	RomPulse +	PClk	1
4	1		
Tromw	RomPulse +	PClk	1
5	1		

Note: RomPulse refers to field of VSConfiguration register.

8.3.12 ROM Read Timing

	Min	Nominal	Max	Unit	Note
Tromr1		RomPulse + 1		PClk	1
Tromr2		RomPulse + 1		PClk	1
Tromr3		RomPulse + 1		PClk	1
Tromr4			RomPulse - 2	PClk	1
Tromr5	0		3	PClk	

Note: RomPulse refers to field of VSConfiguration register.

9. Pin Assignment

This section shows the pin assignment for PERMEDIA and lists the signal types.




Figure 9.1 PERMEDIA Pin Numbering (from top)

9.1 Pinlist by Name

The table below provides a brief description of each pin, and the following pin type definitions are used.

I = Input Signal

O = Output Signal

I/O = Bi-directional signal

OD = Open drain

Output power ratings are marked as 8 or 12 for the milliamp current rating, or P indicating a PCI compatible output.

Name		#	Description
AGPADSTB0	V	2	AGP AD 2X strobe
AGPADSTB1	J	1	AGP AD 2X strobe
AGPPipeN	D	3	AGP Pipelined address
AGPRbfN	С	2	AGP Read data buffer full
AGPSBA0	D	2	AGP Sideband Address 0
AGPSBA1	D	1	AGP Sideband Address 1
AGPSBA2	Е	4	AGP Sideband Addr 2
AGPSBA3	Е	3	AGP Sideband Addr 3
AGPSBA4	Е	1	AGP Sideband Addr 4
AGPSBA5	F	3	AGP Sideband Addr 5
AGPSBA6	F	2	AGP Sideband Addr 6
AGPSBA7	G	4	AGP Sideband Addr 7
AGPSBSTB	Е	2	AGP Sideband Addr 2X
		-	strobe
AGPSt0	С	4	AGP status 0
AGPSt1	С	3	AGP status 1
AGPSt2	D	5	AGP status 2
AGPTol	F	1	AGP/PCI tolerance supply
AGPTol	Ρ	1	AGP/PCI tolerance supply
Dac AGND	В	12	DAC Power/Gnd pin
DacComp	A	14	Compensation pin
DacComp2	В	14	Compensation pin
Maddr0	V	16	Memory address line 0
Maddr1	W	16	Memory address line 1
Maddr2	Y	16	Memory address line 2
Maddr3	V	15	Memory address line 3
Maddr4	W	15	Memory address line 4
Maddr5	Y	15	Memory address line 5
Maddr6	V	14	Memory address line 6
Maddr7	W	14	Memory address line 7
Maddr8	Y	14	Memory address line 8
Maddr9	V	13	Memory address line 9
Mbank0	F	18	Memory bank select 0
Mbank1	F	19	Memory bank select 1
Mbank2	F	20	Memory bank select 2

Name		#	Description
Mbank3	G	17	Memory bank select 3
Mbyte0	G	18	Memory byte select 0
Mbyte1	G	19	Memory byte select 1
Mbyte2	G	20	Memory byte select 2
Mbyte3	Н	18	Memory byte select 3
Mbyte4	Н	19	Memory byte select 4
Mbyte5	Н	20	Memory byte select 5
Mbyte6	J	17	Memory byte select 6
Mbyte7	J	18	Memory byte select 7
MCAS0	М	17	Memory CAS line 0
MCAS1	М	18	Memory CAS line 1
Mdat0	Y	5	Memory data line 0
Mdat1	Y	4	Memory data line 1
Mdat10	W	11	Memory data line 10
Mdat11	U	11	Memory data line 11
Mdat12	W	12	Memory data line 12
Mdat13	U	12	Memory data line 13
Mdat14	W	13	Memory data line 14
Mdat15	U	14	Memory data line 15
Mdat16	Y	17	Memory data line 16
Mdat17	V	17	Memory data line 17
Mdat18	W	18	Memory data line 18
Mdat19	Y	19	Memory data line 19
Mdat2	Y	6	Memory data line 2
Mdat20	W	20	Memory data line 20
Mdat21	V	19	Memory data line 21
Mdat22	U	19	Memory data line 22
Mdat23	Т	19	Memory data line 23
Mdat24	Т	17	Memory data line 24
Mdat25	R	18	Memory data line 25
Mdat26	R	20	Memory data line 26
Mdat27	Ρ	20	Memory data line 27
Mdat28	Ρ	18	Memory data line 28
Mdat29	Ν	18	Memory data line 29
Mdat3	V	6	Memory data line 3
Mdat30	Ν	20	Memory data line 30
Mdat31	М	20	Memory data line 31
Mdat32	W	5	Memory data line 32
Mdat33	V	5	Memory data line 33
Mdat34	W	6	Memory data line 34
Mdat35	Y	7	Memory data line 35
Mdat36	V	7	Memory data line 36
Mdat37	Y	8	Memory data line 37
Mdat38	V	8	Memory data line 38
Mdat39	Y	9	Memory data line 39
Mdat4	W	7	Memory data line 4
Mdat40	V	9	Memory data line 40
Mdat41	Y	10	Memory data line 41

Name		#	Description
Mdat42	V	10	Memory data line 42
Mdat43	Y	11	Memory data line 43
Mdat44	V	11	Memory data line 44
Mdat45	Y	12	Memory data line 45
Mdat46	V	12	Memory data line 46
Mdat47	Y	13	Memory data line 47
Mdat48	U	16	Memory data line 48
Mdat49	W	17	Memory data line 49
Mdat5	U	7	Memory data line 5
Mdat50	Y	18	Memory data line 50
Mdat51	Y	20	Memory data line 51
Mdat52	W	19	Memory data line 52
Mdat53	V	20	Memory data line 53
Mdat54	V	18	Memory data line 54
Mdat55	U	18	Memory data line 55
Mdat56	U	20	Memory data line 56
Mdat57	Т	18	Memory data line 57
Mdat58	Т	20	Memory data line 58
Mdat59	R	19	Memory data line 59
Mdat6	W	8	Memory data line 6
Mdat60	Ρ	19	Memory data line 60
Mdat61	Ρ	17	Memory data line 61
Mdat62	Ν	19	Memory data line 62
Mdat63	М	19	Memory data line 63
Mdat7	W	9	Memory data line 7
Mdat8	U	9	Memory data line 8
Mdat9	W	10	Memory data line 9
MDSF0	J	19	Memory DSF line 0
MDSF1	J	20	Memory DSF line 1
MemClkE	K	18	Memory clock enable
MemClkOut0	K	19	Memory clock 0
MemClkOut1	K	20	Memory clock 1
MonitorID2	С	14	Monitor ID 2
MRAS0	L	19	Memory RAS line 0
MRAS1	L	20	Memory RAS line 1
MWE0	K	17	Memory write enable 0
MWE1	L	18	Memory write enable 1
PCIAD0	Y	1	PCI address/data line 0
PCIAD1	Y	2	PCI address/data line 1
PCIAD10	U	2	PCI address/data line 10
PCIAD11	U	3	PCI address/data line 11
PCIAD12	Т	1	PCI address/data line 12
PCIAD13	Т	2	PCI address/data line 13
PCIAD14	Т	3	PCI address/data line 14
PCIAD15	Т	4	PCI address/data line 15
PCIAD16	Ν	3	PCI address/data line 16
PCIAD17	М	3	PCI address/data line 17
PCIAD18	М	2	PCI address/data line 18

Name		#	Description
PCIAD19	L	2	PCI address/data line 19
PCIAD2	Y	3	PCI address/data line 2
PCIAD20	М	4	PCI address/data line 20
PCIAD21	K	1	PCI address/data line 21
PCIAD22	L	4	PCI address/data line 22
PCIAD23	K	3	PCI address/data line 23
PCIAD24	J	2	PCI address/data line 24
PCIAD25	J	3	PCI address/data line 25
PCIAD26	J	4	PCI address/data line 26
PCIAD27	Н	1	PCI address/data line 27
PCIAD28	Н	2	PCI address/data line 28
PCIAD29	Н	3	PCI address/data line 29
PCIAD3	W	1	PCI address/data line 3
PCIAD30	G	2	PCI address/data line 30
PCIAD31	G	3	PCI address/data line 31
PCIAD4	W	2	PCI address/data line 4
PCIAD5	W	3	PCI address/data line 5
PCIAD6	W	4	PCI address/data line 6
PCIAD7	V	1	PCI address/data line 7
PCIAD8	V	4	PCI address/data line 8
PCIAD9	U	1	PCI address/data line 9
PCICBEN0	V	3	PCI byte enable 0
PCICBEN1	R	2	PCI byte enable 1
PCICBEN2	М	1	PCI byte enable 2
PCICBEN3	K	2	PCI byte enable 3
PCICIk	В	4	PCI clock
PCICIkSel	А	3	33 / 66 MHz PCI select
PCIDevSelN	Ρ	4	PCI device select
PCIFIFOInDis	А	4	Delta control
PCIFIFOOutDis	В	5	Delta control
PCIFrameN	Ν	1	PCI frame signal
PCIGntN	В	1	PCI grant signal
PCIIdSel	L	3	PCI ID select
PCIIntAN	А	2	PCI interrupt
PCIPar	R	3	PCI parity
PCIRdyN	Ν	2	PCI ready
PCIReqN	В	2	PCI request
PCIRstN	В	3	PCI reset
PCIStopN	Ρ	2	PCI stop
PCITRdyN	Ρ	3	PCI T ready
PLL GND	В	10	PLL Power/Gnd pin
PLL Power	С	10	PLL Power/Gnd pin
PIIDisable	С	11	
ROMSelectN	А	9	ROM select signal
ROMWeN	В	9	
SBClk	D	18	VideoStream B clock
SBData	D	10	serial bus data
SClkIn	С	6	Delta unit external clock

Name		#	Description
SclkOut	В	6	Delta clock out (from PCI
			clock)
TestMode	D	20	Testmode
VDD	D	6	
VDD	D	11	
VDD	D	15	
VDD	F	4	
VDD	F	17	
VDD	K	4	
VDD	L	17	
VDD	R	4	
VDD	R	17	
VDD	U	6	
VDD	U	10	
VDD	U	15	
VDDQ	С	1	
VDDQ	С	5	
VDDQ	G	1	
VDDQ	L	1	
VDDQ	R	1	
VDDQ	U	5	
VidBlue	А	13	Analogue blue signal
VidDDCClk	Е	20	Clock line for DDC
VidDDCData	Е	19	Data line for DDC
VidGreen	В	13	Analogue green signal
VidHSync	Α	12	Horizontal sync
VidRed	С	13	Analogue red signal
VidResRef	С	12	Reference resistor
VidRightEye	Е	18	Right signal for stereo
VidVRef	D	12	Voltage reference
VidVSync	В	11	Vertical sync
VSACIk	D	9	VideoStream A clock
VSAData0	Α	6	VideoStream A data line 0
VSAData1	Α	7	VideoStream A data line 1
VSAData2	В	7	VideoStream A data line 2
VSAData3	С	7	VideoStream A data line 3
VSAData4	D	7	VideoStream A data line 4
VSAData5	A	8	VideoStream A data line 5
VSAData6	В	8	VideoStream A data line 6
VSAData7	C	8	VideoStream A data line 7
VSAResetN	A	5	Video Stream reset
VSBClk	C	9	serial bus clock
VSBData0	В	18	VideoStream B data line 0
VSBData1	C	18	VideoStream B data line 1
VSBData2	A	19	VideoStream B data line 2
VSBData3	B	19	VideoStream B data line 3
VSBData4	C	19	VideoStream B data line 4
VSBData5	A	20	VideoStream B data line 5
	~	20	videootream b data line 5

Name		#	Description
VSBData6	В	20	VideoStream B data line 6
VSBData7	С	20	VideoStream B data line 7
VSBResetN	Е	17	Video Stream B Reset Out
VSCtl0	D	14	VideoStreams Control line 0
VSCtl1	С	15	VideoStreams Control line 1
VSCtl2	В	15	VideoStreams Control line 2
VSCtl3	А	15	VideoStreams Control line 3
VSCtl4	D	16	VideoStreams Control line 4
VSCtl5	С	16	VideoStreams Control line 5
VSCtl6	В	16	VideoStreams Control line 6
VSCtl7	А	16	VideoStreams Control line 7
VSGPChipSelect N	С	17	VS GP bus chip select
VSGPDataAckN	А	18	VS GP bus data ack
VSGPDataStrobe N	В	17	VS GP bus data strobe
VSGPReadWrite N	A	17	VS GP bus read/write signal
VSS	А	1	
VSS	D	4	
VSS	D	8	
VSS	D	13	
VSS	D	17	
VSS	Н	4	
VSS	Н	17	
VSS	Ν	4	
VSS	Ν	17	
VSS	U	4	
VSS	U	8	
VSS	U	13	
VSS	U	17	
VSTol	D	19	VideoStreams tolerance supply
Xtal1	А	11	Crystal i/p 1
Xtal2	А	10	Crystal i/p 2

Table 9.1 Pinlist by Name

- 9.2 Notes to Pin Listing
 - 1. All VSS pins must be connected to ground, including the central pin grid H8:N13.
 - 2. All VDD pins must be connected to 3.3V.
 - 3. All VDDQ pins must be connect to VDDQ for AGP, or 3.3V for PCI.
 - 4. VSTol should be connected to 5V.
 - 5. All AGPTol pins should be connected to 3.3V for AGP, or Vio for PCI.
 - 6. Unused pins should be left No Connect. However depending on the design some unused pins should be connected e.g. some AGP pins in a non-AGP design require pull ups. Refer to the relevant TVP4020 Reference Board Design Schematics for further information.
 - 7. Signal names ending in "N" are active low.

9.3 Pinlist by Number

Name		#	Description	
VSS	А	1		
PCIIntAN	А	2	PCI interrupt	
PCICIkSel	А	3	33 / 66 MHz PCI select	
PCIFIFOInDis	А	4	Delta control	
VSAResetN	А	5	Video Stream reset	
VSAData0	А	6	VideoStream A data line 0	
VSAData1	А	7	VideoStream A data line 1	
VSAData5	А	8	VideoStream A data line 5	
ROMSelectN	А	9	ROM select signal	
Xtal2	А	10	Crystal i/p 2	
Xtal1	А	11	Crystal i/p 1	
VidHSync	А	12	Horizontal sync	
VidBlue	A	13	Analogue red signal	
DacComp	A	14	Compensation pin	
VSCtl3	A	15	VideoStreams Control line 3	
VSCtl7	A	16	VideoStreams Control line 7	
VSGPReadWrite N	A	17	VS GP bus read/write signal	
VSGPDataAckN	А	18	VS GP bus data ack	
VSBData2	А	19	VideoStream B data line 2	
VSBData5	А	20	VideoStream B data line 5	
PCIGntN	В	1	PCI grant signal	
PCIReqN	В	2	PCI request	
PCIRstN	В	3	PCI reset	
PCICIk	В	4	PCI clock	
PCIFIFOOutDis	В	5	Delta control	
SclkOut	В	6	Delta clock out (from PCI	
			clock)	
VSAData2	В	7	VideoStream A data line 2	
VSAData6	В	8	VideoStream A data line 6	
ROMWeN	В	9		
PLL GND	В	10	PLL Power/Gnd pin	
VidVSync	В	11	Vertical sync	
Dac AGND	В	12	DAC Power/Gnd pin	
VidGreen	В	13	Analogue green signal	
DacComp2	В	14	Compensation pin	
VSCtl2	В	15	VideoStreams Control line 2	
VSCtl6	В	16	VideoStreams Control line 6	
VSGPDataStrobe N	В	17	VS GP bus data strobe	
VSBData0	В	18	VideoStream B data line 0	
VSBData3	В	19	VideoStream B data line 3	
VSBData6	В	20	VideoStream B data line 6	
VDDQ	С	1		
AGPRbfN	С	2	AGP Read data buffer full	
AGPSt1	С	3	AGP status 1	
AGPSt0	С	4	AGP status 0	

Name		#	Description
VDDQ	С	5	
SClkIn	C	6	Delta unit external clock
VSAData3	C	7	VideoStream A data line 3
VSAData7	C	8	VideoStream A data line 7
VSBCIk	C	9	serial bus clock
PLL Power	C	10	PLL Power/Gnd pin
PIIDisable	C	11	
VidResRef	C	12	Reference resistor
VidRed	C	13	Analogue blue signal
MonitorID2	C	14	Monitor ID 2
VSCtl1	C	15	VideoStreams Control line 1
VSCtl5	C	16	VideoStreams Control line 5
VSGPChipSelect	c	17	VS GP bus chip select
N	Ŭ	17	vo or bus crip select
VSBData1	С	18	VideoStream B data line 1
VSBData4	С	19	VideoStream B data line 4
VSBData7	С	20	VideoStream B data line 7
AGPSBA1	D	1	AGP Sideband Address 1
AGPSBA0	D	2	AGP Sideband Address 0
AGPPipeN	D	3	AGP Pipelined address
VSS	D	4	
AGPSt2	D	5	AGP status 2
VDD	D	6	
VSAData4	D	7	VideoStream A data line 4
VSS	D	8	
VSACIk	D	9	VideoStream A clock
SBData	D	10	serial bus data
VDD	D	11	
VidVRef	D	12	Voltage reference
VSS	D	13	5
VSCtl0	D	14	VideoStreams Control line 0
VDD	D	15	
VSCtl4	D	16	VideoStreams Control line 4
VSS	D	17	
SBClk	D	18	VideoStream B clock
VSTol	D	19	VideoStreams tolerance
			supply
TestMode	D	20	Testmode
AGPSBA4	Е	1	AGP Sideband Addr 4
AGPSBSTB	Е	2	AGP Sideband Addr 2X
	_	-	strobe
AGPSBA3	E	3	AGP Sideband Addr 3
AGPSBA2	E	4	AGP Sideband Addr 2
VSBResetN	E	17	Video Stream B Reset Out
VidRightEye	E	18	Right signal for stereo
VidDDCData	E	19	Data line for DDC
VidDDCClk	E	20	Clock line for DDC
AGPTol	F	1	AGP/PCI tolerance supply

Name		#	Description
AGPSBA6	F	2	AGP Sideband Addr 6
AGPSBA5	F	3	AGP Sideband Addr 5
VDD	F	4	
VDD	F	17	
Mbank0	F	18	Memory bank select 0
Mbank1	F	19	Memory bank select 1
Mbank2	F	20	Memory bank select 2
VDDQ	G	1	
PCIAD30	G	2	PCI address/data line 30
PCIAD31	G	3	PCI address/data line 31
AGPSBA7	G	4	AGP Sideband Addr 7
Mbank3	G	17	Memory bank select 3
Mbyte0	G	18	Memory byte select 0
Mbyte1	G	19	Memory byte select 1
Mbyte2	G	20	Memory byte select 2
PCIAD27	Н	1	PCI address/data line 27
PCIAD28	Н	2	PCI address/data line 28
PCIAD29	Н	3	PCI address/data line 29
VSS	Н	4	
VSS	Н	17	
Mbyte3	Н	18	Memory byte select 3
Mbyte4	H	19	Memory byte select 4
MByte5	H	20	Memory byte select 5
AGPADSTB1	J	1	AGP AD 2X strobe
PCIAD24	J	2	PCI address/data line 24
PCIAD25	J	3	PCI address/data line 25
PCIAD26	J	4	PCI address/data line 26
MByte6	J	17	Memory byte select 6
MByte7	J	18	Memory byte select 7
MDSF0	J	19	Memory DSF line 0
MDSF1	J	20	Memory DSF line 1
PCIAD21	ĸ	1	PCI address/data line 21
PCICBEN3	K	2	PCI byte enable 3
PCIAD23	K	3	PCI address/data line 23
VDD	K	4	
MWE0	K	17	Memory write enable 0
MemClkE	K	18	Memory clock enable
MemClkOut0	K	19	Memory clock 0
MemClkOut1	K	20	Memory clock 1
VDDQ	L	1	
PCIAD19	L	2	PCI address/data line 19
PCIIdSel	L	2	PCI ID select
PCIIdSel PCIAD22		4	PCI address/data line 22
VDD		4	i oi auuress/uala iine 22
MWE1	L	17	Momony write enable 1
MRAS0		18	Memory write enable 1 Memory RAS line 0
		119	INCITION RAD INCO
MRAS1	L	20	Memory RAS line 1

Name		#	Description
PCIAD18	М	2	PCI address/data line 18
PCIAD17	М	3	PCI address/data line 17
PCIAD20	М	4	PCI address/data line 20
MCAS0	М	17	Memory CAS line 0
MCAS1	М	18	Memory CAS line 1
MDat63	М	19	Memory data line 63
MDat31	М	20	Memory data line 31
PCIFrameN	Ν	1	PCI frame signal
PCIRdyN	Ν	2	PCI ready
PCIAD16	Ν	3	PCI address/data line 16
VSS	Ν	4	
VSS	Ν	17	
MDat29	Ν	18	Memory data line 29
MDat62	Ν	19	Memory data line 62
MDat30	Ν	20	Memory data line 30
AGPTol	Ρ	1	AGP/PCI tolerance supply
PCIStopN	Ρ	2	PCI stop
PCITRdyN	Ρ	3	PCI T ready
PCIDevSelN	Ρ	4	PCI device select
MDat61	Р	17	Memory data line 61
MDat28	Ρ	18	Memory data line 28
MDat60	Ρ	19	Memory data line 60
MDat27	Ρ	20	Memory data line 27
VDDQ	R	1	
PCICBEN1	R	2	PCI byte enable 1
PCIPar	R	3	PCI parity
VDD	R	4	
VDD	R	17	
MDat25	R	18	Memory data line 25
MDat59	R	19	Memory data line 59
MDat26	R	20	Memory data line 26
PCIAD12	Т	1	PCI address/data line 12
PCIAD13	Т	2	PCI address/data line 13
PCIAD14	Т	3	PCI address/data line 14
PCIAD15	Т	4	PCI address/data line 15
MDat24	Т	17	Memory data line 24
MDat57	Т	18	Memory data line 57
MDat23	Т	19	Memory data line 23
MDat58	Т	20	Memory data line 58
PCIAD9	U	1	PCI address/data line 9
PCIAD10	U	2	PCI address/data line 10
PCIAD11	U	3	PCI address/data line 11
VSS	U	4	
VDDQ	U	5	
VDD	U	6	
MDat5	U	7	Memory data line 5
VSS	U	8	
MDat8	U	9	Memory data line 8

Name		#	Description
VDD	U	10	
MDat11	U	11	Memory data line 11
MDat13	U	12	Memory data line 13
VSS	U	13	
MDat15	U	14	Memory data line 15
VDD	U	15	
MDat48	U	16	Memory data line 48
VSS	U	17	
MDat55	U	18	Memory data line 55
MDat22	U	19	Memory data line 22
MDat56	U	20	Memory data line 56
PCIAD7	V	1	PCI address/data line 7
AGPADSTB0	V	2	AGP AD 2X strobe
PCICBEN0	V	3	PCI byte enable 0
PCIAD8	V	4	PCI address/data line 8
MDat33	V	5	Memory data line 33
MDat3	V	6	Memory data line 3
MDat36	V	7	Memory data line 36
MDat38	V	8	Memory data line 38
MDat40	V	9	Memory data line 40
MDat42	V	10	Memory data line 42
MDat44	V	11	Memory data line 44
MDat46	V	12	Memory data line 46
Maddr9	V	13	Memory address line 9
Maddr6	V	14	Memory address line 6
Maddr3	V	15	Memory address line 3
Maddr0	V	16	Memory address line 0
MDat17	V	17	Memory data line 17
MDat54	V	18	Memory data line 54
MDat21	V	19	Memory data line 21
MDat53	V	20	Memory data line 53
PCIAD3	W	1	PCI address/data line 3
PCIAD4	W	2	PCI address/data line 4
PCIAD5	W	3	PCI address/data line 5
PCIAD6	W	4	PCI address/data line 6
MDat32	W	5	Memory data line 32
MDat34	W	6	Memory data line 34
MDat4	W	7	Memory data line 4
MDat6	W	8	Memory data line 6
MDat7	W	9	Memory data line 7
MDat9	W	10	Memory data line 9
MDat10	W	11	Memory data line 10
MDat12	W	12	Memory data line 12
MDat14	W	13	Memory data line 14
MAddr7	W	14	Memory address line 7
MAddr4	W	15	Memory address line 4
MAddr1	W	16	Memory address line 1
MDat49	W	17	Memory data line 49
	I		- ,

Name		#	Description
MDat18	W	18	Memory data line 18
MDat52	W	19	Memory data line 52
MDat20	W	20	Memory data line 20
PCIAD0	Y	1	PCI address/data line 0
PCIAD1	Y	2	PCI address/data line 1
PCIAD2	Y	3	PCI address/data line 2
MDat1	Y	4	Memory data line 1
MDat0	Y	5	Memory data line 0
MDat2	Y	6	Memory data line 2
MDat35	Y	7	Memory data line 35
MDat37	Y	8	Memory data line 37
MDat39	Y	9	Memory data line 39
MDat41	Y	10	Memory data line 41
MDat43	Y	11	Memory data line 43
MDat45	Y	12	Memory data line 45
MDat47	Y	13	Memory data line 47
MAddr8	Y	14	Memory address line 8
MAddr5	Y	15	Memory address line 5
MAddr2	Y	16	Memory address line 2
MDat16	Y	17	Memory data line 16
MDat50	Y	18	Memory data line 50
MDat19	Y	19	Memory data line 19
MDat51	Y	20	Memory data line 51

Table 9.2	Pinlist by Number
-----------	-------------------

10. Package Drawings

10.1 BGA Side





Figure 10.1 BGA Side

JEDEC Code:	MO-151
Lead Balls:	292
Thermal Balls:	16 (J9:M12)






Figure 10.2 Overmold Side

11. Thermal Characteristics

The maximum junction temperature must be kept below $T_j(max)$ and this can only be guaranteed by proper analysis of the operating environment and the thermal path between the die and the air surrounding it.

11.1 Device Characteristics

These are fixed characteristics of the device and are independent of the operating environment or the characteristics of any heatsink:-

Tj(max)	=	125 °C.
Pd(max)	=	3.0 Watts @ Vdd(max), f _{MClk} = 50MHz.
•jt	=	5.5 °C/Watt.

11.2 Thermal Model

The formula used to calculate the junction temperature (Tj) is

$$T_{j} = T_{a} + Pd(\bullet_{jt} + \bullet_{CS} + \bullet_{Sa})$$

= T_{a} + Pd•ja

Where:

Тj	=	Junction temperature (°C)
т́а	=	Ambient temperature (°C)
Pd	=	Power dissipation (Watts)
•jt	=	Junction to top of case thermal resistance (°C/Watt)
•cs	=	Case to Heatsink thermal resistance (°C/Watt)
•sa	=	Heatsink to Air thermal resistance (°C/Watt)
∙ja	=	Total Junction to Air thermal resistance (°C/Watt)

The \bullet_{ja} form of the equation is more appropriate when there is no heatsink attached to the device (see below).

11.3 Operation Without Heatsink

The 256 PBGA package with no attached heatsink has the following \bullet_{ja} characteristic as a function of airflow.

Airflow Ifpm		•ja ° C/W
0	(Convection Cooling)	26.5
100	(0.5m/sec)	23
400	(2.0m/sec)`	19

 Table 11.1
 Operation Without Heatsink

Example:-

$$\begin{array}{ll} {\sf Ta} & = 40\,^{\circ}{\sf C} \\ {\sf Airflow} & = 0 \; {\sf lfpm} \\ {\sf Tj} & = 40 + 3.0 \; {\sf x} \; 26.5 \\ & = 119.5 \;^{\circ}{\sf C} \end{array}$$

11.4 Operation With Heatsink

With a heatsink attached to the device the junction temperature will depend on \bullet_{CS} and \bullet_{Sa} . \bullet_{CS} is the thermal resistance of the join between the heatsink and the case. \bullet_{Sa} is the thermal resistance of the heatsink and will be a function of system airflow.

Example:-

Ta = 40°C •_{CS} = 0.6°C/Watt (EG 7655 epoxy - see below) •_{sa} • (125 - 40)/3.0 - 5.5 - 0.6

• 22.2°C/Watt.

In this example a heatsink must be chosen which has a thermal resistance figure of no greater than 22.2°C/Watt at an airflow matching the expected airflow in the system.

11.4.1 Heatsink Attachment

Two methods have been approved for the purpose of attaching a heatsink directly onto the exposed die surface and the Urethane conformal coating material covering the top of the CQFP package.

11.4.2 Preferred Attachment Method

Thermally conductive epoxy. Either Loctite Output 315 with Loctite 7387 or type EG 7655 from A.I. Technology Inc. The thickness of the epoxy layer should be between 0.05mm and 0.15mm with 100% coverage of the exposed die area, and a maximum voiding in the bond area of 3%. This epoxy should not be used outside the die area.

Typical achievable •_{CS} using this method is 1.0 ° C/Watt.

11.4.3 Alternative Attachment Method

Chomerics Thermattach 405 thermally conductive tape when used with an additional adhesive, such as Loctite Output 315, for structural support outside the die area.

Typical achievable •_{CS} using this method is 2.2 ° C/Watt.

Α

Address Map, 6, 24 AGPTexBaseAddress, 40 Aperture 1 Control Register, 34 ApertureOne, 34 ApertureTwo, 35

В

Base, 22, 23, 49 Base Address 0 Register, 22 Base Address 1 Register, 22 Base Address 2 Register, 23 BIST, 14 BootAddress, 46 ByDMAAddress, 40 ByDMAByteMask, 42 ByDMAComplete, 44 ByDMAComplete, 44 ByDMAControl, 43 ByDMAMemAddr, 41 ByDMASize, 41 ByDMAStride, 40 BypassWriteMask, 47

С

Cache Line Size, 14 CFGAGPCommand, 20 CFGAGPRev, 18 CFGAGPStatus, 19 CFGBaseAddr0, 22 CFGBaseAddr1, 22 CFGBaseAddr2, 23 CFGBist, 14 CFGCacheLine, 14 CFGCapID, 18 CFGCapPtr, 17 CFGCardBus, 16 CFGClassCode, 10 CFGCommand, 12 CFGDeviceId, 9 CFGHeaderType, 11 CFGIndirectAddress, 21 CFGIntLine, 16 CFGIntPin, 15 CFGLatTimer, 14 CFGMaxLat, 15 CFGMinGrant, 15 CFGNextPtr, 18 CFGRevisionId, 10 CFGRomAddr, 23 CFGStatus, 13

CFGSubsystemId, 17 CFGSubsystemVendorId, 16 CFGVendorId, 9 ChipConfig, 38 Class Code Register, 10 Command Register, 12 Count, 48

D

Device ID, 9 DisplayData, 55 DMA controller, 29, 30 DMA Count, 30 DMA Start Address, 30 DMAAddress, 30 DMAControl, 36 DMACount, 30, 39

Ε

Electrical Data AC Specifications, 136 DC Specifications, 135, 136 PCI Signal DC Specifications, 135, 136 Error Flag, 31 Error Flags Register, 31 ErrorFlags, 31 Expansion ROM Base Address, 23

F

FIFO, 29, 37 FifoControl, 57 FIFODiscon, 37 Framebuffer, 48 FramebufferWriteMask, 48

G

Graphics Core, 2, 30

Н

HbEnd, 51 HBlank, 50 Header Type, 11 Heatsink, 157, 158 Alternative Attachment Method, 158 Attachment, 158 Preferred Attachment Method, 158 HgEnd, 50 Horizontal Blank End, 51 Horizontal Gate, 50 Horizontal Gate End, 50 Horizontal Sync End, 51 HsEnd, 51 HsStart, 51 HTotal, 50

Ι

InFIFOSpace, 29 Input FIFO Space Register, 29 IntEnable, 26 Interrupt Enable Register, 26 Interrupt Line, 16, 55 Interrupt Pin, 15 InterruptLine, 55 IntFlags, 27

L

Latency Timer, 14 LineCount, 57

М

Maximum Latency, 15 MClk, 48, 98, 99, 100, 101, 136, 138, 157 MemConfig, 46 MemControl, 45 Minimum Grant, 15 Mode640Reg, 60

0

OutDMAAddress, 39 OutFIFOWords, 29 Output FIFO Words Register, 29

Ρ

PCI Configuration, 8 PCI interface, 14, 25 PCIClk, 136 PCIFrameN, 136, 137, 138

R

RAMDAC, i, 3, 6, 33, 59 RDBlueKey, 96 RDColorKeyControl, 95 RDColorMode, 87 RDCursorColorAddress, 84 RDCursorColorData, 84 RDCursorControl, 86 RDCursorRAMData, 85 RDCursorXHigh, 85 RDCursorXLow, 85 RDCursorYLow, 85 RDCursorYLow, 85 RDCursorYLow, 85 RDCursorYLow, 85

RDIndexedData, 84 RDMemoryClock1, 93 RDMemoryClock2, 93 RDMemoryClock3, 94 RDMemoryClockStatus, 94 RDMiscControl, 89 RDModeControl, 88 RDOverlayKey, 95 RDPaletteData, 83 RDPalettePage, 88 RDPaletteReadAddress, 84 RDPaletteWriteAddress, 83 RDPixelClockA1, 90 RDPixelClockA2, 90 RDPixelClockA3, 90 RDPixelClockB1, 91 RDPixelClockB2, 91 RDPixelClockB3, 91 RDPixelClockC1, 92 RDPixelClockC2, 92 RDPixelClockC3, 92 RDPixelClockStatus, 93 RDPixelMask, 83 RDRedKey, 96 Reboot, 45 Region 0 Address Map, 24 Reset Configuration Control, 4 Reset Control, 134 Reset Status Register, 25 ResetStatus, 25 Revision ID, 10

S

ScreenBase, 49 ScreenBaseRight, 58 ScreenStride, 50 Status Register, 13, 25

Т

Test Register, 33 TestRegister, 33 Thermal Model, 157

V

VbEnd, 52 VClk, 136 VClkCtl, 33 Vendor ID, 9, 16 Vertical Blank End, 52 Vertical Sync End, 53 Vertical Sync Start, 52 VGAControlReg, 59 Video Clock Control Register, 33 Video Timing Generation, 3 VideoControl, 53 VSAControl, 65 VSACurrentLine, 66 VSAFifoControl, 73 VSAInterrupt, 66 VSAVBIAddress0, 71 VSAVBIAddress1, 71 VSAVBIAddress2, 71 VSAVBIAddressHost, 70 VSAVBIAddressIndex, 70 VSAVBIEndData, 73 VSAVBIEndLine, 72 VSAVBIStartData, 73 VSAVBIStartLine, 72 VSAVBIStride, 72 VSAVideoAddress0, 67 VSAVideoAddress1, 68 VSAVideoAddress2, 68 VSAVideoAddressHost, 67 VSAVideoAddressIndex, 67 VSAVideoEndData, 70 VSAVideoEndLine, 69 VSAVideoStartData, 69 VSAVideoStartLine, 69 VSAVideoStride, 68 VSBControl, 74 VSBCurrentLine, 76

VSBFifoControl, 82 VSBInterrupt, 75 VSBVBIAddress0, 80 VSBVBIAddress1, 80 VSBVBIAddress2, 80 VSBVBIAddressHost, 79 VSBVBIAddressIndex, 79 VSBVBIEndData, 82 VSBVBIEndLine, 81 VSBVBIStartData, 82 VSBVBIStartLine, 81 VSBVBIStride, 81 VSBVideoAddress0, 76 VSBVideoAddress1, 77 VSBVideoAddress2, 77 VSBVideoAddressHost, 76 VSBVideoAddressIndex, 76 VSBVideoEndData, 79 VSBVideoEndLine, 78 VSBVideoStartData, 78 VSBVideoStartLine, 78 VSBVideoStride, 77 VSConfiguration, 61 VsEnd. 53 VSSerialBusControl, 64 VsStart, 52 VSStatus, 63 VTG. 59 VTotal, 52