


Core: STG4500-X 175MHz 128bit RAMDAC clock: 300MHz

Memory: 64MB SDR 175MHz 128bit Year: 2001 Bus: AGP 2x Made: 180nm Transistors: 1


5 milion


Pixel pipelines: 2 TMU per pipeline: 1 Unified shaders: 1 DirectX: 6

{webgallery}



























Written by Zaatharen Tuesday, 23 August 2011 23:49 - Last Updated Friday, 05 October 2012 23:46

Wall-And Control of the State o